


N-channel 600 V, 70 m Ω typ., 36 A, MDmesh DM6 Power MOSFET in a TO-220 package

TAB CONTRACTOR OF TABLE 23

TO-220



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STP50N60DM6	600 V	80 mΩ	36 A

- · Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- · Low gate charge, input capacitance and resistance
- 100% avalanche tested
- · Extremely high dv/dt ruggedness
- · Zener-protected

Applications

· Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{DS(on)}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



Product status link STP50N60DM6

Product summary			
Order code STP50N60DM6			
Marking	50N60DM6		
Package	TO-220		
Packing	Tube		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	36	Α
I _D	Drain current (continuous) at T _C = 100 °C	23	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	137	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	250	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	100	V/ns
di/dt ⁽²⁾	Peak diode recovery current slope	1000	A/µs
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	
T _J	Operating junction temperature range	-55 to 150	°C
T _{stg}	Storage temperature range	-55 (0 150	

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 36 \text{ A}$, $V_{DS} (peak) < V_{(BR)DSS}$, $V_{DD} = 400 \text{ V}$.
- $3. \quad V_{DS} \leq 480 \ V.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	
R _{thj-amb} Thermal resistance junction-amb 62.5		62.5	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _J max)	7	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 100 \text{ V}$)	700	mJ

2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 4. On/off state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
lass	Zoro goto voltago drain aurrent	V _{GS} = 0 V, V _{DS} = 600 V			5	μA
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V, T _C = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 18 A		70	80	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2350	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	160	-	pF
C _{rss}	Reverse transfer capacitance		-	2	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	416	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.6	-	Ω
Qg	Total gate charge $V_{DD} = 480 \text{ V}, I_D = 36 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$		-	55	-	nC
Q _{gs}	Gate-source charge	(see Figure 14. Test circuit for gate	-	12	-	nC
Q_{gd}	charge hehavior)		-	31	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 18 A,	-	23	-	ns
t _r	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	5.5	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times	-	57	-	ns
t _f	Fall time	and Figure 18. Switching time waveform)	-	9	-	ns



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		36	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		137	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 36 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 36 A, di/dt = 100 A/μs,	-	115		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	0.54		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	9.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 36 A, di/dt = 100 A/μs,	-	210		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	2.1		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	20.4		Α

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.


Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$		-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



2.1 Electrical characteristics (curves)






Figure 3. Output characteristics Ι_D (A) GADG170220171018OCH $V_{GS} = 10 \text{ V}$ 120 $V_{GS} = 9V$ $V_{GS} = 8 V$ 100 80 V_{GS} = 7 V 60 40 V_{GS} = 6 V 20 8 12 16 $\overrightarrow{V}_{DS}(V)$




Figure 5. Gate charge vs gate-source voltage V_{DS} (V) GADG170220171019QVG V_{GS} $V_{DD} = 480 \text{ V}$ 12 600 I_D = 36 A 10 500 400 8 300 6 200 100 2 40 50 Q_g (nC)









Figure 7. Capacitance variations C (pF) GADG170220171018CVR 10 4 C_{ISS} 10³ 10² Coss f = 1 MHz 10 ¹ C_{RSS} 10 0 10 º 10 ² $\overline{V}_{DS}(V)$ 10 -1 10 1

Figure 8. Normalized gate threshold voltage vs temperature $V_{\text{GS(th)}}$ GADG191220180856VTH (norm.) 1.1 1.0 0.9 $I_D = 250 \mu A$ 8.0 0.7 0.6 -75 -25 25 75 125 T_j (°C)









3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform






4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-220 type A package information

Figure 19. TO-220 type A package outline








Table 9. TO-220 type A package mechanical data

Dim.	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.55		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
Е	10.00		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13.00		14.00		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
øΡ	3.75		3.85		
Q	2.65		2.95		
Slug flatness		0.03	0.10		



Revision history

Table 10. Document revision history

Date	Revision	Changes
28-Feb-2019	1	First release.
06-Jul-2020	2	Updated Table 1. Absolute maximum ratings.



Contents

1	Elec	ctrical ratings	2
2	Electrical characteristics		3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Package information		8
	4.1	TO-220 type A package information	8
Revision history			10



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)