


Datasheet

Automotive-grade N-channel 1200 V, 0.62 Ω typ., 12 A, MDmesh K5 Power MOSFET in an H²PAK-2 package

Features







Order code	V _{DS}	R _{DS(on)} max.	l _D	P _{TOT}
STH13N120K5-2AG	1200 V	0.69 Ω	12 A	250 W

- AEC-Q101 qualified
- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- · Ultra-low gate charge
- 100% avalanche tested
- · Zener-protected

Applications

· Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.



Product status link STH13N120K5-2AG

Product summary ⁽¹⁾		
Order code STH13N120K5-2AG		
Marking	13N120K5	
Package	H²PAK-2	
Packing	Tape and reel	

 HTRB test was performed at 80% of V_{(BR)DSS} according to AEC-Q101 rev. C. All other tests were performed according to AEC-Q101 rev. D.





1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±30	V
I_	Drain current at T _C = 25 °C	12	Α
I _D	Drain current at T _C = 100 °C	7.6	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	48	А
P _{TOT}	Total power dissipation at T _C = 25 °C	250	W
I _{AR} (2)	Maximum current during repetitive or single-pulse avalanche	4	Α
E _{AS} (3)	Single-pulse avalanche energy	215	mJ
dv/dt (4)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽⁵⁾	MOSFET dv/dt ruggedness	50	V/ns
T _J	Operating junction temperature range	FF 1- 1F0	°C
T _{stg}	Storage temperature range	-55 to 150	

- 1. Pulse width limited by safe operating area.
- 2. Pulse width limited by T_J max.
- 3. Starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V.
- 4. $I_{SD} \le 12 \text{ A}$, $di/dt \le 100 \text{ A/µs}$, V_{DS} (peak) $\le V_{(BR)DSS}$.
- 5. $V_{DS} \le 960 \text{ V}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case 0.		°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	30	°C/W

1. When mounted on FR-4 board of 1 inch², 2oz Cu.



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	1200			V
I	Zono moto velto no due in comunit	V _{GS} = 0 V, V _{DS} = 1200 V			1	μA
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 1200 V, T _C = 125 °C ⁽¹⁾			50	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 100 μA	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 6 A		0.62	0.69	Ω

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1370	-	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 100 V, f = 1 MHz	-	110	-	pF
C _{rss}	Reverse transfer capacitance		-	0.6	-	pF
C _{o(tr)} ⁽¹⁾	Time-related equivalent capacitance	V _{GS} = 0 V, V _{DS} = 0 to 960 V	-	128	-	pF
C _{o(er)} ⁽²⁾	Energy-related equivalent capacitance	VGS - 0 V, VDS - 0 to 500 V	-	42	-	pF
R_{G}	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	3	-	Ω
Q_g	Total gate charge	V _{DD} = 960 V, I _D = 12 A, V _{GS} = 0 to 10 V	-	44.2	-	nC
Q_{gs}	Gate-source charge	(see Figure 15. Test circuit for gate charge behavior)	-	7.3	-	nC
Q_{gd}	Gate-drain charge		-	30	-	nC

^{1.} Time-related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 600 V, I _D = 6 A,	-	23	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	11	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 14. Test circuit for resistive load switching times and		68.5	-	ns
t _f	Fall time	Figure 19. Switching time waveform)	-	18.5	-	ns

^{2.} Energy-related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		12	Α
I _{SDM}	Source-drain current (pulsed)		-		48	Α
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/μs,	-	630		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	12.6		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	40		А
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	892		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	15.6		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	35		А

^{1.} Pulsed: pulse duration = 300µs, duty cycle 1.5%


Table 7. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.



2.1 Electrical characteristics (curves)








Figure 3. Typical output characteristics GIPD300320151056MT ID(A) Vgs=9, 10V 8V 20 15 7V 10 5 6V 0 5 10 15 V_{DS}(V)










Figure 7. Typical capacitance characteristics

C
(pF)
10000

1000

Cies
Coes
Coes
Cres

O.1

0.1

100

100

VDs(V)

Figure 8. Typical output capacitance stored energy

Eoss (μJ)
24
20
16
12
8
4
0
0
200
400
600
800
1000
VDS(V)

Figure 9. Normalized gate threshold vs temperature

VGS(th) GIPD300320151241MT

1.2

1.0

0.8

0.4

-75


-25


25


75

125


TJ(°C)













3 Test circuits

Figure 14. Test circuit for resistive load switching times




Figure 15. Test circuit for gate charge behavior

12 V 47 kΩ 100 nF 1 kΩ

V_{GS} 100 Ω 1 kΩ

V_{GS} 100 Ω 1 kΩ

V_{GS} 1 kΩ

AM01469r1

Figure 16. Test circuit for inductive load switching and diode recovery times




Figure 17. Unclamped inductive load test circuit




Figure 18. Unclamped inductive waveform





Figure 19. Switching time waveform







4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 H²PAK-2 package information

Figure 20. H²PAK-2 package outline













Table 8. H²PAK-2 package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
D	8.95		9.35
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
F2	1.14		1.70
Н	10.00		10.40
H1	7.40	-	7.80
J1	2.49		2.69
L	15.30		15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.50		1.70
M	2.60		2.90
R	0.20		0.60
V	0°		8°

Figure 21. H²PAK-2 recommended footprint




8159712_9


Note: Dimensions are in mm.



4.2 H²PAK-2 packing information

Figure 22. Tape outline





AM08852v2






Figure 23. Reel outline

Table 9. Tape and reel mechanical data

	Таре			Reel	
Dim.	mm		mı	m	
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



Revision history

Table 10. Document revision history

Date	Version	Changes
14-Feb-2019	1	First release.
	10-Sep-2019 2	Updated title and features in cover page.
10 Can 2010		Updated Section 1 Electrical ratings, Section 2 Electrical characteristics and
10-Sep-2019		Section 2.1 Electrical characteristics (curves).
		Minor text changes.
23-Oct-2019	23-Oct-2019 3	Modified Table 1. Absolute maximum ratings, Table 2. Thermal data, Table 3. On/off states, Table 4. Dynamic, Table 5. Switching times and Table 6. Source-drain diode.
	Modified Section 2.1 Electrical characteristics (curves).	
11-Mar-2020	4	Updated device summary in cover page.
16-Jun-2020	5	Updated Section 4 Package information.





Contents

1	Electrical ratings		2	
2				
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	8	
4	Package information		9	
	4.1	H²PAK-2 package information	9	
	4.2	H²PAK-2 packing information	11	
Revision history			13	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)