

STM32F105xx STM32F107xx

Connectivity line, ARM[®]-based 32-bit MCU with 64/256 KB Flash, USB OTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication interfaces

Datasheet - production data

Features

- Core: ARM[®] 32-bit Cortex[®]-M3 CPU
 - 72 MHz maximum frequency, 1.25
 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access
 - Single-cycle multiplication and hardware division
- Memories
 - 64 to 256 Kbytes of Flash memory
 - 64 Kbytes of general-purpose SRAM
- · Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR, and programmable voltage detector (PVD)
 - 3-to-25 MHz crystal oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC with calibration
 - 32 kHz oscillator for RTC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - VBAT supply for RTC and backup registers
- 2 × 12-bit, 1 µs A/D converters (16 channels)
 - Conversion range: 0 to 3.6 V
 - Sample and hold capability
 - Temperature sensor
 - up to 2 MSPS in interleaved mode
- 2 × 12-bit D/A converters
- DMA: 12-channel DMA controller
 - Supported peripherals: timers, ADCs, DAC, I2Ss, SPIs, I2Cs and USARTs
- · Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
 - Cortex[®]-M3 Embedded Trace Macrocell™
- Up to 80 fast I/O ports
 - 51/80 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant
- CRC calculation unit, 96-bit unique ID

This is information on a product in full production.





LQFP100 14 × 14 mm LQFP64 10 × 10 mm

LFBGA100 10 × 10 mm

- Up to 10 timers with pinout remap capability
 - Up to four 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 1 × 16-bit motor control PWM timer with dead-time generation and emergency stop
 - 2 × watchdog timers (Independent and Window)
 - SysTick timer: a 24-bit downcounter
 - 2 × 16-bit basic timers to drive the DAC
- Up to 14 communication interfaces with pinout remap capability
 - Up to 2 × I2C interfaces (SMBus/PMBus)
 - Up to 5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - Up to 3 SPIs (18 Mbit/s), 2 with a multiplexed I2S interface that offers audio class accuracy via advanced PLL schemes
 - 2 × CAN interfaces (2.0B Active) with 512 bytes of dedicated SRAM
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY that supports HNP/SRP/ID with 1.25 Kbytes of dedicated SRAM
 - 10/100 Ethernet MAC with dedicated DMA and SRAM (4 Kbytes): IEEE1588 hardware support, MII/RMII available on all packages

Table 1. Device summary

Reference	Part number
STM32F105xx	STM32F105R8, STM32F105V8 STM32F105RB, STM32F105VB STM32F105RC, STM32F105VC
STM32F107xx	STM32F107RB, STM32F107VB STM32F107RC, STM32F107VC

www.st.com

March 2017 DocID15274 Rev 10 1/108

Contents

1	Intro	duction		9
2	Des	cription		. 10
	2.1	Device	overview	. 10
	2.2	Full cor	mpatibility throughout the family	. 12
	2.3	Overvie	ew	. 13
		2.3.1	ARM Cortex-M3 core with embedded Flash and SRAM	. 14
		2.3.2	Embedded Flash memory	. 14
		2.3.3	CRC (cyclic redundancy check) calculation unit	. 14
		2.3.4	Embedded SRAM	. 14
		2.3.5	Nested vectored interrupt controller (NVIC)	. 14
		2.3.6	External interrupt/event controller (EXTI)	. 15
		2.3.7	Clocks and startup	. 15
		2.3.8	Boot modes	. 15
		2.3.9	Power supply schemes	. 16
		2.3.10	Power supply supervisor	. 16
		2.3.11	Voltage regulator	. 16
		2.3.12	Low-power modes	. 16
		2.3.13	DMA	. 17
		2.3.14	RTC (real-time clock) and backup registers	. 17
		2.3.15	Timers and watchdogs	. 18
		2.3.16	I ² C bus	. 19
		2.3.17	Universal synchronous/asynchronous receiver transmitters (USARTs)	. 19
		2.3.18	Serial peripheral interface (SPI)	. 20
		2.3.19	Inter-integrated sound (I ² S)	. 20
		2.3.20	Ethernet MAC interface with dedicated DMA and IEEE 1588 support	. 20
		2.3.21	Controller area network (CAN)	. 21
		2.3.22	Universal serial bus on-the-go full-speed (USB OTG FS)	. 21
		2.3.23	GPIOs (general-purpose inputs/outputs)	. 21
		2.3.24	Remap capability	. 22
		2.3.25	ADCs (analog-to-digital converters)	. 22
		2.3.26	DAC (digital-to-analog converter)	. 22
		2.3.27	Temperature sensor	. 23
		2.3.28	Serial wire JTAG debug port (SWJ-DP)	. 23



		2.3.29	Embedded Trace Macrocell™	23
3	Pino	uts and	pin description	. 24
4	Mem	ory map	pping	. 33
5	Flect	trical ch	aracteristics	34
	5.1		eter conditions	
	0.1	5.1.1	Minimum and maximum values	
		5.1.2	Typical values	
		5.1.3	Typical curves	
		5.1.4	Loading capacitor	
		5.1.5	Pin input voltage	
		5.1.6	Power supply scheme	
		5.1.7	Current consumption measurement	35
	5.2	Absolut	te maximum ratings	. 36
	5.3	Operati	ing conditions	. 37
		5.3.1	General operating conditions	
		5.3.2	Operating conditions at power-up / power-down	38
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded reference voltage	39
		5.3.5	Supply current characteristics	39
		5.3.6	External clock source characteristics	47
		5.3.7	Internal clock source characteristics	52
		5.3.8	PLL, PLL2 and PLL3 characteristics	53
		5.3.9	Memory characteristics	54
		5.3.10	EMC characteristics	54
		5.3.11	Absolute maximum ratings (electrical sensitivity)	56
		5.3.12	I/O current injection characteristics	
		5.3.13	I/O port characteristics	
		5.3.14	NRST pin characteristics	
		5.3.15	TIM timer characteristics	
		5.3.16	Communications interfaces	
		5.3.17	12-bit ADC characteristics	
		5.3.18	DAC electrical specifications	
		5.3.19	Temperature sensor characteristics	81



Contents

6	Packa	age info	rmation	82
	6.1	LFBGA	100 package information	82
	6.2	LQFP10	00 package information	85
	6.3	LQFP64	package information	88
	6.4	Therma	characteristics	91
		6.4.1	Reference document	. 91
		6.4.2	Selecting the product temperature range	. 92
7	Part n	umberi	ng	94
Appendix	A A	pplicati	on block diagrams	95
	A.1	USB 01	G FS interface solutions	95
	A.2	Etherne	t interface solutions	97
	A.3	Comple	te audio player solutions	99
	A.4	USB OT	G FS interface + Ethernet/I ² S interface solutions	100
8	Revis	ion hist	ory	103



List of tables

Table 1.	Device summary	. 1
Table 2.	STM32F105xx and STM32F107xx features and peripheral counts	10
Table 3.	STM32F105xx and STM32F107xx family versus STM32F103xx family	12
Table 4.	Timer feature comparison	18
Table 5.	Pin definitions	27
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics	
Table 9.	General operating conditions	
Table 10.	Operating condition at power-up / power down	
Table 11.	Embedded reset and power control block characteristics	
Table 12.	Embedded internal reference voltage	
Table 12.	Maximum current consumption in Run mode, code with data processing	00
Table 13.	running from Flash	40
Table 14.	Maximum current consumption in Run mode, code with data processing	40
Table 14.		40
Table 15	running from RAM.	
Table 15.	Maximum current consumption in Sleep mode, code running from Flash or RAM	
Table 16.	Typical and maximum current consumptions in Stop and Standby modes	41
Table 17.	Typical current consumption in Run mode, code with data processing	
-	running from Flash	44
Table 18.	Typical current consumption in Sleep mode, code running from Flash or	
	RAM	
Table 19.	Peripheral current consumption	
Table 20.	High-speed external user clock characteristics	
Table 21.	Low-speed external user clock characteristics	48
Table 22.	HSE 3-25 MHz oscillator characteristics	
Table 23.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	50
Table 24.	HSI oscillator characteristics	52
Table 25.	LSI oscillator characteristics	52
Table 26.	Low-power mode wakeup timings	53
Table 27.	PLL characteristics	
Table 28.	PLL2 and PLL3 characteristics	53
Table 29.	Flash memory characteristics	
Table 30.	Flash memory endurance and data retention	
Table 31.	EMS characteristics	
Table 32.	EMI characteristics	
Table 33.	ESD absolute maximum ratings	
Table 34.	Electrical sensitivities	
Table 35.	I/O current injection susceptibility	
Table 36.	I/O static characteristics	
Table 37.	Output voltage characteristics	
Table 38.	I/O AC characteristics	
Table 39.	NRST pin characteristics	
Table 39.	TIMx characteristics	
Table 40.	I ² C characteristics	
Table 41.	SCL frequency (f _{PCL K1} = 36 MHz.,V _{DD} = 3.3 V)	
Table 42.	SPI characteristics	
Table 43. Table 44.	I ² S characteristics	
1 abit 44.	1 3 Grafacteristics	บษ



DocID15274 Rev 10

Table 45.	USB OTG FS startup time	71
Table 46.	USB OTG FS DC electrical characteristics	
Table 47.	USB OTG FS electrical characteristics	
Table 48.	Ethernet DC electrical characteristics	
Table 49.	Dynamic characteristics: Ethernet MAC signals for SMI	72
Table 50.	Dynamic characteristics: Ethernet MAC signals for RMII	73
Table 51.	Dynamic characteristics: Ethernet MAC signals for MII	74
Table 52.	ADC characteristics	74
Table 53.	R _{AIN} max for f _{ADC} = 14 MHz	75
Table 54.	ADC accuracy - limited test conditions	
Table 55.	ADC accuracy	76
Table 56.	DAC characteristics	79
Table 57.	TS characteristics	
Table 58.	LFBGA100 recommended PCB design rules (0.8 mm pitch BGA)	83
Table 59.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	
Table 60.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data	
Table 61.	Package thermal characteristics	91
Table 62.	Ordering information scheme	94
Table 63.	PLL configurations	101
Table 64.	Applicative current consumption in Run mode, code with data	
	processing running from Flash	102
Table 65.	Document revision history	103



List of figures

Figure 1.	STM32F105xx and STM32F107xx connectivity line block diagram	13
Figure 2.	STM32F105xx and STM32F107xx connectivity line BGA100 ballout top view	24
Figure 3.	STM32F105xx and STM32F107xx connectivity line LQFP100 pinout	25
Figure 4.	STM32F105xx and STM32F107xx connectivity line LQFP64 pinout	26
Figure 5.	Memory map	33
Figure 6.	Pin loading conditions	34
Figure 7.	Pin input voltage	34
Figure 8.	Power supply scheme	35
Figure 9.	Current consumption measurement scheme	35
Figure 10.	Typical current consumption on V _{BAT} with RTC on vs. temperature at	
	different V _{BAT} values	42
Figure 11.	Typical current consumption in Stop mode with regulator in Run mode	
	versus temperature at different V _{DD} values	42
Figure 12.	Typical current consumption in Stop mode with regulator in Low-power	
	mode versus temperature at different V _{DD} values	43
Figure 13.	Typical current consumption in Standby mode versus temperature at	
	different V _{DD} values	43
Figure 14.	High-speed external clock source AC timing diagram	48
Figure 15.	Low-speed external clock source AC timing diagram	49
Figure 16.	Typical application with an 8 MHz crystal	50
Figure 17.	Typical application with a 32.768 kHz crystal	51
Figure 18.	Standard I/O input characteristics - CMOS port	58
Figure 19.	Standard I/O input characteristics - TTL port	59
Figure 20.	5 V tolerant I/O input characteristics - CMOS port	59
Figure 21.	5 V tolerant I/O input characteristics - TTL port	
Figure 22.	I/O AC characteristics definition	62
Figure 23.	Recommended NRST pin protection	
Figure 24.	I ² C bus AC waveforms and measurement circuit	
Figure 25.	SPI timing diagram - slave mode and CPHA = 0	67
Figure 26.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	67
Figure 27.	SPI timing diagram - master mode ⁽¹⁾	68
Figure 28.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	70
Figure 29.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	
Figure 30.	USB OTG FS timings: definition of data signal rise and fall time	71
Figure 31.	Ethernet SMI timing diagram	
Figure 32.	Ethernet RMII timing diagram	
Figure 33.	Ethernet MII timing diagram	
Figure 34.	ADC accuracy characteristics	77
Figure 35.	Typical connection diagram using the ADC	77
Figure 36.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	78
Figure 37.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 38.	12-bit buffered /non-buffered DAC	80
Figure 39.	LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array package	
	outline	82
Figure 40.	LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package mechanical data	83
Figure 41.	LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package recommended footprint	83



Figure 42.	LFBGA100 marking example (package top view)	84
Figure 43.	LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline	85
Figure 44.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
J	recommended footprint	86
Figure 45.	LQFP100 marking example (package top view)	87
Figure 46.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	
Figure 47.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	
Figure 48.	LQFP64 marking example (package top view)	
Figure 49.	LQFP100 P _D max vs. T _A	
Figure 50.	USB OTG FS device mode	
Figure 51.	Host connection	
Figure 52.	OTG connection (any protocol)	
Figure 53.	MII mode using a 25 MHz crystal	
Figure 54.	RMII with a 50 MHz oscillator	
Figure 55.	RMII with a 25 MHz crystal and PHY with PLL	
Figure 56.	RMII with a 25 MHz crystal	
Figure 57.	Complete audio player solution 1	
Figure 58.	Complete audio player solution 2	
Figure 59.	USB O44TG FS + Ethernet solution	
Figure 60	USB OTG FS + 1 ² S (Audio) solution	100



1 Introduction

This datasheet provides the description of the STM32F105xx and STM32F107xx connectivity line microcontrollers. For more details on the whole STMicroelectronics STM32F10xxx family, refer to *Section 2.2: Full compatibility throughout the family*.

The STM32F105xx and STM32F107xx datasheet should be read in conjunction with the STM32F10xxx reference manual.

For information on programming, erasing and protection of the internal Flash memory refer to the STM32F10xxx Flash programming manual.

The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex®-M3 core refer to the Cortex®-M3 Technical Reference Manual, available from the www.arm.com website.





2 Description

The STM32F105xx and STM32F107xx connectivity line family incorporates the high-performance ARM® Cortex®-M3 32-bit RISC core operating at a 72 MHz frequency, high-speed embedded memories (Flash memory up to 256 Kbytes and SRAM 64 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, four general-purpose 16-bit timers plus a PWM timer, as well as standard and advanced communication interfaces: up to two I²Cs, three SPIs, two I2Ss, five USARTs, an USB OTG FS and two CANs. Ethernet is available on the STM32F107xx only.

The STM32F105xx and STM32F107xx connectivity line family operates in the –40 to +105 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F105xx and STM32F107xx connectivity line family offers devices in three different package types: from 64 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F105xx and STM32F107xx connectivity line microcontroller family suitable for a wide range of applications such as motor drives and application control, medical and handheld equipment, industrial applications, PLCs, inverters, printers, and scanners, alarm systems, video intercom, HVAC and home audio equipment.

2.1 Device overview

Figure 1 shows the general block diagram of the device family.

Table 2. STM32F105xx and STM32F107xx features and peripheral counts

Perip	STM32F105Rx			STM32F107Rx		STM32F105Vx			STM32F107Vx		
Flash memo	64	128	256	128	256	64	128	256	128	256	
SRAM in Kb	64										
Package	LQFP64					LQFP 100	LQFP 100, BGA 100	LQFP 100	LQFP 100	LQFP 100, BGA 100	
Ethernet			No Yes			es	No			Yes	
	General- purpose	4									
Timers	Advanced- control	1									
	Basic						2				



Table 2. STM32F105xx and STM32F107xx features and peripheral counts (continued)

Periph	nerals ⁽¹⁾	STM32F105Rx	STM32F107Rx	STM32F105Vx	STM32F107Vx				
	SPI(I ² S) ⁽²⁾	3(2)	3(2)	3(2)	3(2)				
Communicat	I ² C	2	1	2	1				
ion	USART			5					
interfaces	USB OTG FS	Yes							
	CAN		2						
GPIOs		51		80					
12-bit ADC		2							
Number of ch	annels	16							
12-bit DAC		2							
Number of ch	annels	2							
CPU frequence	су	72 MHz							
Operating vol	tage	2.0 to 3.6 V							
Operating ten	aporaturos	Ambient temperatures: -40 to +85 °C /-40 to +105 °C							
Operating ten	iperatures	Junction temperature: -40 to + 125 °C							

^{1.} Refer to *Table 5: Pin definitions* for peripheral availability when the I/O pins are shared by the peripherals required by the application.



^{2.} The SPI2 and SPI3 interfaces give the flexibility to work in either the SPI mode or the I^2S audio mode.

2.2 Full compatibility throughout the family

The STM32F105xx and STM32F107xx constitute the connectivity line family whose members are fully pin-to-pin, software and feature compatible.

The STM32F105xx and STM32F107xx are a drop-in replacement for the low-density (STM32F103x4/6), medium-density (STM32F103x8/B) and high-density (STM32F103xC/D/E) performance line devices, allowing the user to try different memory densities and peripherals providing a greater degree of freedom during the development cycle.

Table 3. STM32F105xx and STM32F107xx family versus STM32F103xx family⁽¹⁾

16 6	32 10	32 10	64	128	256	004						
6	10	10				384	512	64	128	256	128	256
•		10	20	20	48	64	64	64	64	64	64	64
USARTS 16-bit time SPI, 1 × I ² N, PWM time ADCs	ers ² C, USB, er	timers 1 × SPI, 1 × I ² C, USB, CAN, 1 × PWM timer	timers 2 × SPI 2 × I ² Cs CAN, 1 × PW	ARTs bit s, s, USB,	CAN, 2 > 3 × ADC 1 × SDIC	t timers, c timers, 3 2 × I2Cs 4 PWM tir 5, 2 × DA D, FSMC	3 × SPIs, t, USB, mers CS, (100- ages ⁽²⁾)	4 × 16 2 × ba 3 × SF 2 × I ² 5 2 × I20 USB 0 2 × CA 1 × PV 2 × AE	Ss, Cs, OTG FS ANs, VM time OCs,	ers, ers,	1 × PWM 2 × ADCs	t timers, timers, timers, s, timers, s,
S N,	PI, 1 × I	PI, 1 × I ² C, USB, WM timer DCs	PI, $1 \times I^2$ C, USB, $1 \times SPI$, $1 \times I^2$ C, USB, CAN, $1 \times PWM$	PI, $1 \times I^2$ C, USB, $1 \times I^2$ C, $1 \times I^2$ C, USB, CAN, $1 \times PWM$ DCs $1 \times PWM$ timer $1 \times PWM$	PI, $1 \times I^2$ C, USB, $1 \times I^2$ C, USB, CAN, USB, CAN, $1 \times PWM$ timer DCs $1 \times PWM$ timer $1 \times PWM$ timer	PI, $1 \times I^2$ C, USB, $1 \times SPI$, $1 \times I^2$ C, USB, CAN, $1 \times PWM$ timer DCs $1 \times PWM$ timer $1 $	PI, $1 \times I^2C$, USB, $1 \times SPI$, $1 \times I^2C$, USB, CAN, $1 \times PWM$ timer DCs $1 \times PWM$ timer $1 $	PI, $1 \times I^2C$, USB, $1 \times I^2C$, USB, $1 \times I^2C$, USB, CAN, $1 \times PWM$ timer DCs $1 \times PWM$ timer $1 \times PWM$ tim	PI, $1 \times I^2C$, USB, $1 \times I^2C$, USB, CAN, $1 \times I^2C$, USB, CAN, $1 \times PWM$ timer DCs $1 \times PWM$ timer $1 \times PWM$	PI, $1 \times I^2C$, USB, $1 \times SPI$, $1 \times I^2C$, USB, CAN, $1 \times PWM$ timer DCs $1 \times PWM$ timer $1 $	PI, $1 \times I^2C$, USB, $1 \times SPI$, $1 \times I^2C$, USB, CAN, $1 \times PWM$ timer DCs $1 \times PWM$ timer $1 $	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

^{1.} Refer to *Table 5: Pin definitions* for peripheral availability when the I/O pins are shared by the peripherals required by the application.

577

^{2.} Ports F and G are not available in devices delivered in 100-pin packages.

2.3 Overview

TRACECLK TRACED[0:3] TPIU as AF $V_{DD} = 2 \text{ to } 3.6 \text{ V}$ Trace/Tric SW/JTAG Voltage reg. 3.3 V to 1.8 V NJTRST JTDI JTCK/SWCLK JTMS/SWDIO V_{SS} Flash 256 KB Cortex-M3 CPU @V_{DD} JTDC NRST V_{DDA} V_{SSA} 64 KB POR / PDR RC HS **Bus Matrix** NVIC PVD PLL3 GP DMA1 @V_{DDA} MII_TXD[3:0]/RMII_TXD[1:0] MII_TX_CLK/RMII_TX_CLK MII_TX_EN/RMII_TX_EN PLL2 OSC_IN OSC_OUT 7 channels XTAL osc 3-25 MHz MII_RXD[3:0]/RMII_RXD[1:0]
MII_RX_ER/RMII_RX_ER
MII_RX_CLK/RMII_REF_CLK
MII_RX_DV/RMII_CRS_DV GP DMA2 PCLK1
PCLK2
HCLK
FCLK Reset & clock Standby V_{BAT}=1.8 V to 3.6 V interface Ethernet MAC 10/100 @V_{BAT} MII_COL/RMII_COL MDC DMA Ethernet OSC32_IN OSC32_OUT MDIO PPS_OUT XTAL 32kHz Bac kup register RTC AWU TAMPER-RTC/ SOF DPRAM 2 KB DPRAM 2 KB ALARM/SECOND OUT VBUS ID DM DP Backup interface 4 Channels, ETR as AF USB OTG FS TIM2 4 Channels, ETR as AF SRAM 1.25 KB 4 Channels, ETR as AF Ĺ EXT.IT 80 AF 4 Channel s, ETR as AF TIM5 PA[15:0] < GPIO port A RX,TX, CTS, RTS, USART2 CK as AF PB[15:0] < RX,TX, CTS, RTS, USART3 CK as AF PC[15:0] < GPIO port C UART4 PD[15:0] < GPIO port D RX,TX as AF UART5 PE[15:0] GPIO port E MOSI/SD. MISO. MCK MOSI/SD, MISO, NICK, SCK/CK, NSS/WS as AF MOSI/SD, MISO, MCK, SCK/CK, NSS/WS as AF SPI2 / I2S2 4 Channels 4 compl. Channels 4 compl. Channels BKIN, ETR input as AF TIM1 SPI3 / I2S3 SCL,SDA, SMBA as AF I2C1 SCL,SDA,SMBA as AF MOSI MISO 12C2 SCK,NSS as AF RX,TX, CTS, RTS, bx CAN1 CAN1_TX as AF USART1 WWDG CK as AF CAN1_RX as AF Ĵ, SRAM 512B Temp sensor 1C CAN2 TX 8 AF bxCAN2 16 ADC12_INs 12bit ADC1 CAN2_RX as AF 12bit DAC1 ADC1 & ADC2 12bit ADC2 DAC_OUT1 as AF 12bit DAC 2 DAC_OUT2 as AF TIM7 V_{REF-} @ VDDA @VDDA ai15411

Figure 1. STM32F105xx and STM32F107xx connectivity line block diagram



T_A = -40 °C to +85 °C (suffix 6, see *Table 62*) or -40 °C to +105 °C (suffix 7, see *Table 62*), junction temperature up to 105 °C or 125 °C, respectively.

^{2.} AF = alternate function on I/O port pin.

2.3.1 ARM Cortex-M3 core with embedded Flash and SRAM

The ARM Cortex-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

With its embedded ARM core, STM32F105xx and STM32F107xx connectivity line family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

64 to 256 Kbytes of embedded Flash is available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

64 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F105xx and STM32F107xx connectivity line embeds a nested vectored interrupt controller able to handle up to 67 maskable interrupt channels (not including the 16 interrupt lines of Cortex-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 20 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines.

2.3.7 Clocks and startup

System clock selection is performed on startup, however, the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 3-25 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

A single 25 MHz crystal can clock the entire system including the ethernet and USB OTG FS peripherals. Several prescalers and PLLs allow the configuration of the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz. The maximum allowed frequency of the low speed APB domain is 36 MHz. Refer to *Figure 59: USB O44TG FS + Ethernet solution on page 100*.

The advanced clock controller clocks the core and all peripherals using a single crystal or oscillator. In order to achieve audio class performance, an audio crystal can be used. In this case, the I^2S master clock can generate all standard sampling frequencies from 8 kHz to 96 kHz with less than 0.5% accuracy error. Refer to *Figure 60: USB OTG FS + I2S (Audio) solution on page 100*.

To configure the PLLs, refer to *Table 63 on page 101*, which provides PLL configurations according to the application type.

2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1, USART2 (remapped), CAN2 (remapped) or USB OTG FS in device mode (DFU: device firmware upgrade). For remapped signals refer to *Table 5: Pin definitions*.

The USART peripheral operates with the internal 8 MHz oscillator (HSI), however the CAN and USB OTG FS can only function if an external 8 MHz, 14.7456 MHz or 25 MHz clock (HSE) is present.

For full details about the boot loader, refer to AN2606.



DocID15274 Rev 10

2.3.9 Power supply schemes

- V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

2.3.10 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

2.3.11 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop modes.
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode.

2.3.12 Low-power modes

The STM32F105xx and STM32F107xx connectivity line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB OTG FS wakeup.



Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

2.3.13 DMA

The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose, basic and advanced control timers TIMx, DAC, I²S and ADC.

In the STM32F107xx, there is a DMA controller dedicated for use with the Ethernet (see Section 2.3.20: Ethernet MAC interface with dedicated DMA and IEEE 1588 support for more information).

2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are forty-two 16-bit registers used to store 84 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

For more information, refer to AN2604: "STM32F101xx and STM32F103xx RTC calibration", available from www.st.com.



DocID15274 Rev 10

2.3.15 Timers and watchdogs

The STM32F105xx and STM32F107xx devices include an advanced-control timer, four general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.

Table 4 compares the features of the general-purpose and basic timers.

Counter Counter **Prescaler DMA** request Capture/compare Complementary Timer resolution factor generation channels outputs type Up, Any integer TIM1 16-bit down, between 1 Yes 4 Yes up/down and 65536 TIMx (TIM2, Up, Any integer 16-bit TIM3, down. between 1 4 Nο Yes and 65536 TIM4, up/down TIM5) Any integer TIM6. 16-bit Up between 1 Yes 0 Nο TIM7 and 65536

Table 4. Timer feature comparison

Advanced-control timer (TIM1)

The advanced control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard TIM timers which have the same architecture. The advanced control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are up to 4 synchronizable standard timers (TIM2, TIM3, TIM4 and TIM5) embedded in the STM32F105xx and STM32F107xx connectivity line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one pulse mode output. This gives up to 16 input captures / output compares / PWMs on the largest packages. They can work together with the Advanced Control timer via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

Any of the standard timers can be used to generate PWM outputs. Each of the timers has independent DMA request generations.

Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

2.3.16 I2C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

2.3.17 Universal synchronous/asynchronous receiver transmitters (USARTs)

The STM32F105xx and STM32F107xx connectivity line embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability.

The USART1 interface is able to communicate at speeds of up to 4.5 Mbit/s. The other available interfaces communicate at up to 2.25 Mbit/s.



DocID15274 Rev 10

USART1, USART2 and USART3 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller except for UART5.

2.3.18 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC/SDHC^(a) modes.

All SPIs can be served by the DMA controller.

2.3.19 Inter-integrated sound (I²S)

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 96 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency with less than 0.5% accuracy error owing to the advanced clock controller (see *Section 2.3.7: Clocks and startup*).

Refer to the "Audio frequency precision" tables provided in the "Serial peripheral interface (SPI)" section of the STM32F10xxx reference manual.

2.3.20 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

Peripheral not available on STM32F105xx devices.

The STM32F107xx devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard media-independent interface (MII) or a reduced media-independent interface (RMII). The STM32F107xx requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). the PHY is connected to the STM32F107xx MII port using as many as 17 signals (MII) or 9 signals (RMII) and can be clocked using the 25 MHz (MII) or 50 MHz (RMII) output from the STM32F107xx.

The STM32F107xx includes the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors (see the STM32F105xx/STM32F107xx reference manual for details)
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support

57

a. SDHC = Secure digital high capacity.

- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes, that is 4 Kbytes in total
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 with the timestamp comparator connected to the TIM2 trigger input
- Triggers interrupt when system time becomes greater than target time

2.3.21 Controller area network (CAN)

The two CANs are compliant with the 2.0A and B (active) specifications with a bitrate up to 1 Mbit/s. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). The 256 bytes of SRAM which are allocated for each CAN (512 bytes in total) are not shared with any other peripheral.

2.3.22 Universal serial bus on-the-go full-speed (USB OTG FS)

The STM32F105xx and STM32F107xx connectivity line devices embed a USB OTG full-speed (12 Mb/s) device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- 1.25 KB of SRAM used exclusively by the endpoints (not shared with any other peripheral)
- 4 bidirectional endpoints
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected
- the SOF output can be used to synchronize the external audio DAC clock in isochronous mode
- in accordance with the USB 2.0 Specification, the supported transfer speeds are:
 - in Host mode: full speed and low speed
 - in Device mode: full speed

2.3.23 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

I/Os on APB2 with up to 18 MHz toggling speed



DocID15274 Rev 10

2.3.24 Remap capability

This feature allows the use of a maximum number of peripherals in a given application. Indeed, alternate functions are available not only on the default pins but also on other specific pins onto which they are remappable. This has the advantage of making board design and port usage much more flexible.

For details refer to *Table 5: Pin definitions*; it shows the list of remappable alternate functions and the pins onto which they can be remapped. See the STM32F10xxx reference manual for software considerations.

2.3.25 ADCs (analog-to-digital converters)

Two 12-bit analog-to-digital converters are embedded into STM32F105xx and STM32F107xx connectivity line devices and each ADC shares up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the standard timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

2.3.26 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V_{REF+}

Eight DAC trigger inputs are used in the STM32F105xx and STM32F107xx connectivity line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

2.3.27 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.3.28 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.


2.3.29 Embedded Trace Macrocell™

The ARM[®] Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.



3 Pinouts and pin description

Figure 2. STM32F105xx and STM32F107xx connectivity line BGA100 ballout top view





VVSS_3 VV □ VDD_2 74 USS_2 73 NC 2 3 4 5 72 PA 13 71 PA 12 6 7 70 PA 11 69 □ PA 10 68 | PA 9 67 | PA 8 66 | PC9 PC14-OSC32_IN 65 PC8 64 PC7 LQFP100 OSC_OUT 🗖 13 63 □ PC6 PD15 NRST 🗖 62 PC0 | 15 PC1 | 16 PC2 | 17 PC3 | 18 61 60 PD13 59 PD12 58 PD11 57 PD10 VSSA 🗖 19 VREF- ☐ 20 VREF+ ☐ 21 VDDA ☐ 22 PA0-WKUP ☐ 23 PA1 ☐ 24 56 □ PD9 55 D PD8 54 D PB15 53 D PB14 52 D PB13 PA2 25 51 PB12 VSS 4 ai14391

Figure 3. STM32F105xx and STM32F107xx connectivity line LQFP100 pinout



V_{00_3} V_{SS_3} P_B 9 P_B 8 B_{OO} T_O P_B 5 P_B 5 P_B 7 P_B 5 P_B 7 P_B 7 P_D 2 P_C 11 P_C 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 VDD_2 47 VSS_2 PC13-TAMPER-RTC □ PA 13 PC 14-O SC 32_IN 45 PA 12 PC 15-O SC 32_OU T 44 PA 11 43 PA 10 42 PA 9 PD1-OS C_OUT NRST 41 PA 8 □ PC9 39 PC8 38 PC7 37 PC6 36 PB 15 35 PB 14 34 PB 13 33 PB 12 ai14392

Figure 4. STM32F105xx and STM32F107xx connectivity line LQFP64 pinout

577

Table 5. Pin definitions

	Pins						Alternate functions ⁽⁴⁾			
BGA100	LQFP64	LQFP100	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap		
А3	-	1	PE2	I/O	FT	PE2	TRACECK	-		
ВЗ	-	2	PE3	I/O	FT	PE3	TRACED0	-		
C3	-	3	PE4	I/O	FT	PE4	TRACED1	-		
D3	-	4	PE5	I/O	FT	PE5	TRACED2	-		
E3	-	5	PE6	I/O	FT	PE6	TRACED3	-		
B2	1	6	V _{BAT}	S	-	V_{BAT}	-	-		
A2	2	7	PC13-TAMPER- RTC ⁽⁵⁾	I/O	-	PC13 ⁽⁶⁾	TAMPER-RTC	-		
A1	3	8	PC14- OSC32_IN ⁽⁵⁾	I/O	-	PC14 ⁽⁶⁾	OSC32_IN	-		
В1	4	9	PC15- OSC32_OUT ⁽⁵⁾	I/O	-	PC15 ⁽⁶⁾	OSC32_OUT	-		
C2	-	10	V _{SS_5}	S	-	V _{SS_5}	-	-		
D2	-	11	V _{DD_5}	S	-	V _{DD_5}	-	-		
C1	5	12	OSC_IN	I	-	OSC_IN	-	-		
D1	6	13	OSC_OUT	0	-	OSC_OUT	-	-		
E1	7	14	NRST	I/O	-	NRST	-	-		
F1	8	15	PC0	I/O	-	PC0	ADC12_IN10	-		
F2	9	16	PC1	I/O	-	PC1	ADC12_IN11/ ETH_MII_MDC/ ETH_RMII_MDC	-		
E2	10	17	PC2	I/O	-	PC2	ADC12_IN12/ ETH_MII_TXD2	-		
F3	11	18	PC3	I/O	-	PC3	ADC12_IN13/ ETH_MII_TX_CLK	-		
G1	12	19	V _{SSA}	S	-	V _{SSA}	-	-		
H1	-	20	V _{REF-}	S	-	V _{REF-}	-	-		
J1	-	21	V _{REF+}	S	-	V _{REF+}	-	-		
K1	13	22	V_{DDA}	S	-	V_{DDA}	-	-		
G2	14	23	PA0-WKUP	I/O	-	PA0	WKUP/USART2_CTS ⁽⁷⁾ ADC12_IN0/TIM2_CH1_ETR TIM5_CH1/ ETH_MII_CRS_WKUP	-		



Table 5. Pin definitions (continued)

	Pins						Alternate func	tions ⁽⁴⁾
BGA100	LQFP64	LQFP100	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
H2	15	24	PA1	I/O	1	PA1	USART2_RTS ⁽⁷⁾ / ADC12_IN1/ TIM5_CH2 /TIM2_CH2 ⁽⁷⁾ / ETH_MII_RX_CLK/ ETH_RMII_REF_CLK	-
J2	16	25	PA2	I/O	1	PA2	USART2_TX ⁽⁷⁾ / TIM5_CH3/ADC12_IN2/ TIM2_CH3 ⁽⁷⁾ / ETH_MII_MDIO/ ETH_RMII_MDIO	-
K2	17	26	PA3	I/O	1	PA3	USART2_RX ⁽⁷⁾ / TIM5_CH4/ADC12_IN3 / TIM2_CH4 ⁽⁷⁾ / ETH_MII_COL	-
E4	18	27	V _{SS_4}	S	-	V _{SS_4}	-	-
F4	19	28	V _{DD_4}	S	-	V _{DD_4}	-	-
G3	20	29	PA4	I/O	1	PA4	SPI1_NSS ⁽⁷⁾ /DAC_OUT1 / USART2_CK ⁽⁷⁾ / ADC12_IN4	SPI3_NSS/I2S3_WS
НЗ	21	30	PA5	I/O	-	PA5	SPI1_SCK ⁽⁷⁾ / DAC_OUT2 / ADC12_IN5	-
J3	22	31	PA6	I/O	1	PA6	SPI1_MISO ⁽⁷⁾ /ADC12_IN6 / TIM3_CH1 ⁽⁷⁾	TIM1_BKIN
K3	23	32	PA7	I/O	1	PA7	SPI1_MOSI ⁽⁷⁾ /ADC12_IN7 / TIM3_CH2 ⁽⁷⁾ / ETH_MII_RX_DV ⁽⁸⁾ / ETH_RMII_CRS_DV	TIM1_CH1N
G4	24	33	PC4	I/O	1	PC4	ADC12_IN14/ ETH_MII_RXD0 ⁽⁸⁾ / ETH_RMII_RXD0	-
H4	25	34	PC5	I/O	1	PC5	ADC12_IN15/ ETH_MII_RXD1 ⁽⁸⁾ / ETH_RMII_RXD1	
J4	26	35	PB0	I/O	-	PB0	ADC12_IN8/TIM3_CH3/ ETH_MII_RXD2 ⁽⁸⁾ TIM1_CH2N	
K4	27	36	PB1	I/O	ı	PB1	ADC12_IN9/TIM3_CH4 ⁽⁷⁾ / ETH_MII_RXD3 ⁽⁸⁾	TIM1_CH3N
G5	28	37	PB2	I/O	FT	PB2/BOOT1	-	-
H5	-	38	PE7	I/O	FT	PE7	-	TIM1_ETR
J5	-	39	PE8	I/O	FT	PE8	-	TIM1_CH1N



Table 5. Pin definitions (continued)

	Pins					Alternate fund	tions ⁽⁴⁾	
BGA100	LQFP64	LQFP100	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
K5	-	40	PE9	I/O	FT	PE9	-	TIM1_CH1
-	-	ı	V _{SS_7}	S	-	-	-	-
-	-	ı	V_{DD_7}	S	1	ı	-	-
G6	-	41	PE10	I/O	FT	PE10	-	TIM1_CH2N
H6	-	42	PE11	I/O	FT	PE11	-	TIM1_CH2
J6	-	43	PE12	I/O	FT	PE12	-	TIM1_CH3N
K6	-	44	PE13	I/O	FT	PE13	-	TIM1_CH3
G7	-	45	PE14	I/O	FT	PE14	-	TIM1_CH4
H7	-	46	PE15	I/O	FT	PE15	-	TIM1_BKIN
J7	29	47	PB10	I/O	FT	PB10	I2C2_SCL ⁽⁸⁾ /USART3_TX ⁽⁷⁾ / ETH_MII_RX_ER	TIM2_CH3
K7	30	48	PB11	I/O	FT	PB11	I2C2_SDA ⁽⁸⁾ /USART3_RX ⁽⁷⁾ / ETH_MII_TX_EN/ ETH_RMII_TX_EN	TIM2_CH4
E7	31	49	V _{SS_1}	S	-	V _{SS_1}	-	-
F7	32	50	V _{DD_1}	S	-	V _{DD_1}	-	-
K8	33	51	PB12	I/O	FT	PB12	SPI2_NSS ⁽⁸⁾ /I2S2_WS ⁽⁸⁾ / I2C2_SMBA ⁽⁸⁾ / USART3_CK ⁽⁷⁾ / TIM1_BKIN ⁽⁷⁾ / CAN2_RX/ ETH_MII_TXD0/ ETH_RMII_TXD0	-
J8	34	52	PB13	I/O	FT	PB13	SPI2_SCK ⁽⁸⁾ / I2S2_CK ⁽⁸⁾ / USART3_CTS ⁽⁷⁾ / TIM1_CH1N/CAN2_TX/ ETH_MII_TXD1/ ETH_RMII_TXD1	-
Н8	35	53	PB14	I/O	FT	PB14	SPI2_MISO ⁽⁸⁾ / TIM1_CH2N / USART3_RTS ⁽⁷⁾	-
G8	36	54	PB15	I/O	FT	PB15	SPI2_MOSI ⁽⁸⁾ / I2S2_SD ⁽⁸⁾ / TIM1_CH3N ⁽⁷⁾	-
K9	-	55	PD8	I/O	FT	PD8	-	USART3_TX/ ETH_MII_RX_DV/ ETH_RMII_CRS_DV



Table 5. Pin definitions (continued)

	Pins						Alternate func	tions ⁽⁴⁾
BGA100	LQFP64	LQFP100	Pin name	Type ⁽¹⁾	Type ⁽¹⁾ I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
J9	1	56	PD9	I/O	FT	PD9	-	USART3_RX/ ETH_MII_RXD0/ ETH_RMII_RXD0
Н9	1	57	PD10	I/O	FT	PD10	-	USART3_CK/ ETH_MII_RXD1/ ETH_RMII_RXD1
G9	-	58	PD11	I/O	FT	PD11	-	USART3_CTS/ ETH_MII_RXD2
K10	1	59	PD12	I/O	FT	PD12	-	TIM4_CH1 / USART3_RTS/ ETH_MII_RXD3
J10	-	60	PD13	I/O	FT	PD13	-	TIM4_CH2
H10	-	61	PD14	I/O	FT	PD14	-	TIM4_CH3
G10	1	62	PD15	I/O	FT	PD15	-	TIM4_CH4
F10	37	63	PC6	I/O	FT	PC6	12S2_MCK/	TIM3_CH1
E10	38	64	PC7	I/O	FT	PC7	I2S3_MCK	TIM3_CH2
F9	39	65	PC8	I/O	FT	PC8	-	TIM3_CH3
E9	40	66	PC9	I/O	FT	PC9	-	TIM3_CH4
D9	41	67	PA8	I/O	FT	PA8	USART1_CK/OTG_FS_SOF / TIM1_CH1 ⁽⁸⁾ /MCO	-
С9	42	68	PA9	I/O	FT	PA9	USART1_TX ⁽⁷⁾ / TIM1_CH2 ⁽⁷⁾ / OTG_FS_VBUS	-
D10	43	69	PA10	I/O	FT	PA10	USART1_RX ⁽⁷⁾ / TIM1_CH3 ⁽⁷⁾ /OTG_FS_ID	-
C10	44	70	PA11	I/O	FT	PA11	USART1_CTS / CAN1_RX / TIM1_CH4 ⁽⁷⁾ /OTG_FS_DM	-
B10	45	71	PA12	I/O	FT	PA12	USART1_RTS / OTG_FS_DP / CAN1_TX ⁽⁷⁾ / TIM1_ETR ⁽⁷⁾	-
A10	46	72	PA13	I/O	FT	JTMS-SWDIO	-	PA13
F8	i	73				Not connect	ed	-
E6	47	74	V _{SS_2}	S	_	V _{SS_2}	-	-
F6	48	75	V _{DD_2}	S	-	V _{DD_2}	-	-
A9	49	76	PA14	I/O	FT	JTCK-SWCLK	-	PA14



Table 5. Pin definitions (continued)

	Pins						Alternate fund	etions ⁽⁴⁾
BGA100	LQFP64	LQFP100	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
A8	50	77	PA15	I/O	FT	JTDI	SPI3_NSS / I2S3_WS	TIM2_CH1_ETR / PA15 SPI1_NSS
В9	51	78	PC10	I/O	FT	PC10	UART4_TX	USART3_TX/ SPI3_SCK/I2S3_CK
В8	52	79	PC11	I/O	FT	PC11	UART4_RX	USART3_RX/ SPI3_MISO
C8	53	80	PC12	I/O	FT	PC12	UART5_TX	USART3_CK/ SPI3_MOSI/I2S3_SD
D8	-	81	PD0	I/O	FT	PD0	-	OSC_IN ⁽⁹⁾ /CAN1_RX
E8	-	82	PD1	I/O	FT	PD1	-	OSC_OUT ⁽⁹⁾ /CAN1_TX
В7	54	83	PD2	I/O	FT	PD2	TIM3_ETR / UART5_RX	
C7	-	84	PD3	I/O	FT	PD3	-	USART2_CTS
D7	-	85	PD4	I/O	FT	PD4	-	USART2_RTS
В6	-	86	PD5	I/O	FT	PD5	-	USART2_TX
C6	-	87	PD6	I/O	FT	PD6	-	USART2_RX
D6	-	88	PD7	I/O	FT	PD7	-	USART2_CK
A7	55	89	PB3	I/O	FT	JTDO	SPI3_SCK / I2S3_CK	PB3 / TRACESWO/ TIM2_CH2 / SPI1_SCK
A6	56	90	PB4	I/O	FT	NJTRST	SPI3_MISO	PB4 / TIM3_CH1/ SPI1_MISO
C5	57	91	PB5	I/O	-	PB5	I2C1_SMBA / SPI3_MOSI / ETH_MII_PPS_OUT / I2S3_SD ETH_RMII_PPS_OUT	TIM3_CH2/SPI1_MOSI/ CAN2_RX
B5	58	92	PB6	I/O	FT	PB6	I2C1_SCL ⁽⁷⁾ /TIM4_CH1 ⁽⁷⁾	USART1_TX/CAN2_TX
A5	59	93	PB7	I/O	FT	PB7	I2C1_SDA ⁽⁷⁾ /TIM4_CH2 ⁽⁷⁾	USART1_RX
D5	60	94	воото	I	-	воото	-	-
B4	61	95	PB8	I/O	FT	PB8	TIM4_CH3 ⁽⁷⁾ / ETH_MII_TXD3	I2C1_SCL/CAN1_RX
A4	62	96	PB9	I/O	FT	PB9	TIM4_CH4 ⁽⁷⁾	I2C1_SDA / CAN1_TX
D4	-	97	PE0	I/O	FT	PE0	TIM4_ETR	-
C4	-	98	PE1	I/O	FT	PE1	-	-
E5	63	99	V _{SS_3}	S	-	V _{SS_3}	-	-
F5	64	100	V _{DD_3}	S	-	V _{DD_3}	-	-




DocID15274 Rev 10

- 1. I = input, O = output, S = supply, HiZ = high impedance.
- 2. FT = 5 V tolerant. All I/Os are V_{DD} capable.
- 3. Function availability depends on the chosen device.
- 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
- 5. PC13, PC14 and PC15 are supplied through the power switch, and so their use in output mode is limited: they can be used only in output 2 MHz mode with a maximum load of 30 pF and only one pin can be put in output mode at a time.
- 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- This alternate function can be remapped by software to some other port pins (if available on the used package). For more
 details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available
 from the STMicroelectronics website: www.st.com.
- 8. SPI2/I2S2 and I2C2 are not available when the Ethernet is being used.
- 9. For the LQFP64 package, the pins number 5 and 6 are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 and BGA100 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F10xxx reference manual.

4 Memory mapping

The memory map is shown in *Figure 5*.

Figure 5. Memory map





DocID15274 Rev 10

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 2 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 6.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 7*.





5.1.6 Power supply scheme

 V_{BAT} Backup circuitry (OSC32K, 1.8 - 3.6V Power switch RTC, Backup registers, Wake-up logic) Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) V_{DD} Regulator 5 × 100 nF V_{SS} + 1 × 4.7 μ F V_{DDA} V_{REF+} 10 nF Analog: ADC/ 1 μF 10 nF RCs, DAC V_{REF} PLL,. ai14125d

Figure 8. Power supply scheme

In Figure 8, the 4.7 μF capacitor must be connected to V_{DD3} . Caution:

5.1.7 **Current consumption measurement**

IDD_VBAT_VBAT_VBAT_ I_{DD} V_{DD} V_{DDA} ai14126

Figure 9. Current consumption measurement scheme

577

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 6: Voltage characteristics*, *Table 7: Current characteristics*, and *Table 8: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

	Tuble of Vellage characteriotics								
Symbol	Ratings	Min	Max	Unit					
V_{DD} – V_{SS}	External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	4.0						
V _{IN} ⁽²⁾	Input voltage on five volt tolerant pin	V _{SS} -0.3	V _{DD} +4.0	V					
V _{IN} (2)	Input voltage on any other pin	V _{SS} -0.3 4	4.0						
∆V _{DDx}	Variations between different V _{DD} power pins	-	50	mV					
V _{SSX} -V _{SS}	Variations between all the different ground pins	-	50	IIIV					
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 5 Absolute max (electrical seri	imum ratings	-					

Table 6. Voltage characteristics

^{2.} V_{IN} maximum must always be respected. Refer to *Table 7: Current characteristics* for the maximum allowed injected current values.

Symbol	Ratings	Max.	Unit
I_{VDD}	Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾	150	
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽¹⁾	150	
1	Output current sunk by any I/O and control pin	25	
IIO	Output current source by any I/Os and control pin	-25	mA
(2)	Injected current on five volt tolerant pins ⁽³⁾	-5/+0	
I _{INJ(PIN)} ⁽²⁾	Injected current on any other pin ⁽⁴⁾	± 5	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	

Table 7. Current characteristics

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. Negative injection disturbs the analog performance of the device. See Note: on page 76.
- Positive injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 6: Voltage characteristics* for the maximum allowed input voltage values.
- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 6: Voltage characteristics* for the maximum allowed input voltage values
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Table 8. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 9. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	72		
f _{PCLK1}	Internal APB1 clock frequency	-	0	36	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	72		
V_{DD}	Standard operating voltage	-	2	3.6	V	
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC not used)	Must be the same potential	2	3.6		
VDDA'	Analog operating voltage (ADC used)	as V _{DD} ⁽²⁾	2.4	3.6	V	
V _{BAT}	Backup operating voltage	-	1.8	3.6	V	
	Power dissipation at T _A =	LFBGA100	-	500		
P_{D}	85 °C for suffix 6 or T _A =	LQFP100	-	434	mW	
	105 °C for suffix 7 ⁽³⁾	LQFP64	-	444		
_	Power dissipation at T _A =	LQFP100	-	434		
P_{D}	85 °C for suffix 6 or T _A = 105 °C for suffix 7 ⁽⁴⁾	LQFP64	-	444	mW	
	Ambient temperature for 6	Maximum power dissipation	-40	85	°C	
Т.	suffix version	Low power dissipation ⁽⁵⁾	-40	105		
TA Ambient temperature for 7		Maximum power dissipation	-40	105	°C	
	suffix version	Low power dissipation ⁽⁵⁾	-40	125		
TJ	lunation tomporature range	6 suffix version	-40	105	°C	
IJ	Junction temperature range	7 suffix version	-40	125		

^{1.} When the ADC is used, refer to *Table 52: ADC characteristics*.



DocID15274 Rev 10

^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max.

^{4.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max.

^{5.} In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_J max.

5.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Table 10. Operating condition at power-up / power down

Symbol	Parameter	Condition	Min	Max	Unit
t_{VDD}	V _{DD} rise time rate		0	-	us/V
T _J	V _{DD} fall time rate	-	20	-	μ5/ ۷

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 11* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 11. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	٧
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
V	Programmable voltage	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
V_{PVD}	detector level selection	PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	٧
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	٧
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
V	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
V _{POR/PDR}	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	-	-	40	-	mV
T _{RSTTEMPO} ⁽²⁾	Reset temporization	-	1	2.5	4.5	ms

^{1.} The product behavior is guaranteed by design down to the minimum $V_{\mbox{POR/PDR}}$ value.

577

^{2.} Guaranteed by design, not tested in production.

5.3.4 Embedded reference voltage

The parameters given in *Table 12* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	-40 °C < T _A < +105 °C	1.16	1.20	1.26	V
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +85 °C	1.16	1.20	1.24	V
T _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	-	5.1	17.1 ⁽²⁾	μs
V _{RERINT} ⁽²⁾	Internal reference voltage spread over the temperature range	V _{DD} = 3 V ±10 mV	-	-	10	mV
T _{Coeff} ⁽²⁾	Temperature coefficient	-	-	-	100	ppm/°C

Table 12. Embedded internal reference voltage

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK1} = f_{HCLK}/2, f_{PCLK2} = f_{HCLK}

The parameters given in *Table 13*, *Table 14* and *Table 15* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.



^{1.} Shortest sampling time can be determined in the application by multiple iterations.

^{2.} Guaranteed by design, not tested in production.

Table 13. Maximum current consumption in Run mode, code with data processing running from Flash

Comple of	Devenuetes	Conditions		Ma	ax ⁽¹⁾	l lmi4				
Symbol	Parameter	Conditions	f _{HCLK}	T _A = 85 °C	T _A = 105 °C	Unit mA				
							72 MHz	68	68.4	
			48 MHz	49	49.2					
		External clock ⁽²⁾ , all	36 MHz	38.7	38.9					
		peripherals enabled	24 MHz	27.3	27.9					
			16 MHz	20.2	20.5					
	Supply current in		8 MHz	10.2	10.8	mΛ				
I _{DD}	Run mode		72 MHz	32.7	32.9	IIIA				
			48 MHz	25	25.2					
		External clock ⁽²⁾ , all	36 MHz	20.3	20.6					
		peripherals disabled	24 MHz	14.8	15.1					
			16 MHz	11.2	11.7					
			8 MHz	6.6	7.2					

^{1.} Based on characterization, not tested in production.

Table 14. Maximum current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conditions	•	Ma	ax ⁽¹⁾	Unit
Syllibol	Farameter	Conditions	f _{HCLK}	T _A = 85 °C	T _A = 105 °C	- Unit
			72 MHz	65.5	66	
			48 MHz	45.4	46	
		External clock ⁽²⁾ , all	36 MHz	35.5	36.1	
		peripherals enabled	24 MHz	25.2	25.6	
			16 MHz	18	18.5	
,	Supply current in		8 MHz	10.5	11	mΛ
I _{DD}	Run mode		72 MHz	31.4	31.9	IIIA
			48 MHz	27.8	28.2	
		External clock ⁽²⁾ , all	36 MHz	17.6	18.3	
		peripherals disabled	24 MHz	13.1	13.8	
			16 MHz	10.2	10.9	
			8 MHz	6.1	7.8	

^{1.} Based on characterization, tested in production at $V_{\mbox{\scriptsize DD}}$ max, $f_{\mbox{\scriptsize HCLK}}$ max..

^{2.} External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

^{2.} External clock is 8 MHz and PLL is on when $f_{\mbox{\scriptsize HCLK}}$ > 8 MHz.

Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM

Symbol	Parameter	Conditions	•	Max	((1)	Unit
Symbol	Parameter	Conditions	f _{HCLK}	T _A = 85 °C	T _A = 105 °C	- Unit
			72 MHz	48.4	49	
			48 MHz	33.9	34.4	
		External clock ⁽²⁾ , all	36 MHz	26.7	27.2	
		peripherals enabled	24 MHz	19.3	19.8	
			16 MHz	14.2	14.8	
	Supply current in		8 MHz	8.7	9.1	m A
I _{DD}	Sleep mode		72 MHz	10.1	10.6	IIIA
			48 MHz	8.3	8.75	
		External clock ⁽²⁾ , all	36 MHz	7.5	8	
		peripherals disabled	24 MHz	6.6	7.1	
			16 MHz	6	6.5	
			8 MHz	2.5	3	

^{1.} Based on characterization, tested in production at V_{DD} max and f_{HCLK} max with peripherals enabled.

Table 16. Typical and maximum current consumptions in Stop and Standby modes

				Typ ⁽¹⁾		M	ax	
Symbol	Parameter	Conditions	V _{DD} /V _{BAT} = 2.0 V	V _{DD} /V _{BAT} = 2.4 V	V _{DD} /V _{BAT} = 3.3 V	T _A = 85 °C	T _A = 105 °C	Unit
	Supply current	Regulator in Run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	32	33	600	1300	
in Stop mode	Regulator in Low Power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	25	26	590	1280		
		Low-speed internal RC oscillator and independent watchdog ON	-	3	3.8	-	-	μΑ
	in Standby	Low-speed internal RC oscillator ON, independent watchdog OFF	-	2.8	3.6	-	-	
mode	Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	-	1.9	2.1	5 ⁽²⁾	6.5 ⁽²⁾		
I _{DD_VBAT}	Backup domain supply current	Low-speed oscillator and RTC ON	1.1	1.2	1.4	2.1 ⁽²⁾	2.3 ⁽²⁾	

^{1.} Typical values are measured at T_A = 25 °C.


^{2.} Based on characterization, not tested in production.




^{2.} External clock is 8 MHz and PLL is on when $f_{\mbox{\scriptsize HCLK}} >$ 8 MHz.

2.5 2 Consumption (µA) -2 V 1.5 -2.4 V ——3.3 V 1 3.6 V 0.5 0 25 °C 70 °C -40 °C 85 °C 105 °C Temperature (°C) ai17329

Figure 10. Typical current consumption on V_{BAT} with RTC on vs. temperature at different V_{BAT} values









Figure 12. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at different V_{DD} values

Figure 13. Typical current consumption in Standby mode versus temperature at different V_{DD} values



Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).
- Ambient temperature and V_{DD} supply voltage conditions summarized in Table 9.
- Prefetch is ON (Reminder: this bit must be set before clock setting and bus prescaling)

When the peripherals are enabled $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$, $f_{ADCCLK} = f_{PCLK2}/4$



DocID15274 Rev 10

Table 17. Typical current consumption in Run mode, code with data processing running from Flash

				Ту	p ⁽¹⁾	
Symbol	Parameter	Conditions	f _{HCLK}	All peripherals enabled ⁽²⁾	All peripherals disabled	Unit
			72 MHz	47.3	28.3	
			48 MHz	32	19.6	
			36 MHz	24.6	15.4	
			24 MHz	16.8	10.6	
			16 MHz	11.8	7.4	
		External clock ⁽³⁾	8 MHz	5.9	3.7	mA
			4 MHz	3.7	2.9	
			2 MHz	2.5	2	
			1 MHz	1.8	1.53	
I _{DD}	Supply current in		500 kHz	1.5	1.3	
DD	Run mode		125 kHz	1.3	1.2	
			36 MHz	23.9	14.8	
			24 MHz	16.1	9.7	
		Running on high	16 MHz	11.1	6.7	
		speed internal RC	8 MHz	5.6	3.8	
		(HSI), AHB prescaler used to	4 MHz	3.1	2.1	mA
		reduce the	2 MHz	1.8	1.3	
		frequency	1 MHz	1.16	0.9	
			500 kHz	0.8	0.67	
			125 kHz	0.6	0.5	

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

57

^{2.} Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

^{3.} External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

Table 18. Typical current consumption in Sleep mode, code running from Flash or RAM

				Туј	o ⁽¹⁾			
Symbol	Parameter	Conditions	f _{HCLK}	All peripherals enabled ⁽²⁾	All peripherals disabled	Unit		
			72 MHz	28.2	6			
			48 MHz	19	4.2	mA		
			36 MHz	14.7	3.4			
			24 MHz	10.1	2.5	- - - -		
			16 MHz	6.7	2			
		External clock ⁽³⁾	8 MHz	3.2	1.3			
					4 MHz	2.3	1.2	
			2 MHz	1.7	1.16			
			1 MHz	1.5	1.1			
I _{DD}	Supply current in		500 kHz	1.3	1.05	mΔ		
טטי	Sleep mode		125 kHz	1.2	1.05	1117 (
			36 MHz	13.7	2.6			
			24 MHz	9.3	1.8			
			16 MHz	6.3	1.3			
		Running on high speed internal RC	8 MHz	2.7	0.6			
		(HSI), AHB prescaler	4 MHz	1.6	0.5			
		used to reduce the frequency	2 MHz	1	0.46			
		, ,	1 MHz	0.8	0.44			
			500 kHz	0.6	0.43			
			125 kHz	0.5	0.42			

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 19*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with one peripheral clocked on (with only the clock applied)
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 6



DocID15274 Rev 10

^{2.} Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

^{3.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

Table 19. Peripheral current consumption

Peri	pheral	Typical consumption at 25 °C	Unit
	DMA1	14.03	
	DMA2	9.31	
ALID (to 70 MILE)	OTG_fs	111.11	A /A 41 1—
AHB (up to 72 MHz)	ETH-MAC	56.25	μA/MHz
	CRC	1.11	
	BusMatrix ⁽¹⁾	15.97	
	APB1-Bridge	9.72	
	TIM2	33.61	
	TIM3	33.06	
	TIM4	32.50	
	TIM5	31.94	
	TIM6	6.11	
	TIM7	6.11	
	SPI2/I2S2 ⁽²⁾	7.50	
	SPI3/I2S3 ⁽²⁾	7.50	
	USART2	10.83	
	USART3	11.11	
APB1(up to 36MHz)	UART4	10.83	µA/MHz
	UART5	10.56	
	I2C1	11.39	
	I2C2	11.11	
	CAN1	19.44	
	CAN2	18.33	
	DAC ⁽³⁾	8.61	
	WWDG	3.33	
	PWR	2.22	
	BKP	0.83	
	IWDG	3.89	



Peripheral Typical consumption at 25 °C Unit APB2-Bridge 3.47 **GPIOA** 6.39 **GPIOB** 6.39 **GPIOC** 6.11 **GPIOD** 6.39 APB2 (up to 72 MHz) µA/MHz **GPIOE** 6.11 SPI1 3.61 **USART1** 12.08 TIM1 23.47 ADC1⁽⁴⁾ 18.21

Table 19. Peripheral current consumption (continued)

- 1. The BusMatrix is automatically active when at least one master is ON.(CPU, ETH-MAC, DMA1 or DMA2).
- 2. When I2S is enabled we have a consumption add equal to 0, 02 mA.
- 3. When DAC_OUT1 or DAC_OUT2 is enabled we have a consumption add equal to 0, 3 mA.
- Specific conditions for measuring ADC current consumption: f_{HCLK} = 56 MHz, f_{APB1} = f_{HCLK}/2, f_{APB2} = f_{HCLK}, f_{ADCCLK} = f_{APB2}/4. When ADON bit in the ADC_CR2 register is set to 1, a current consumption of analog part equal to 0.6 mA must be added.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 20* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 9*.

Table 20. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	External user clock source frequency ⁽¹⁾		1	8	50	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage	OSC_IN input pin low level voltage				V
$t_{w(HSE)} \ t_{w(HSE)}$	OSC_IN high or low time ⁽¹⁾		5	1	-	ns
$t_{r(HSE)} \ t_{f(HSE)}$	OSC_IN rise or fall time ⁽¹⁾		-	-	20	113
C _{in(HSE)}	OSC_IN input capacitance ⁽¹⁾	-	-	5	-	pF
DuCy _(HSE)	Duty cycle	-	45	-	55	%
ΙL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production.



DocID15274 Rev 10

Low-speed external user clock generated from an external source


The characteristics given in *Table 21* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 9*.

Table 21. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency ⁽¹⁾			32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	0.7V _{DD}	-	V _{DD}	V	
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
$t_{w(LSE)}$ $t_{w(LSE)}$	OSC32_IN high or low time ⁽¹⁾		450	-	-	ns
t _{r(LSE)}	OSC32_IN rise or fall time ⁽¹⁾		-	-	50	115
C _{in(LSE)}	OSC32_IN input capacitance ⁽¹⁾	-	-	5		pF
DuCy _(LSE)	Duty cycle	-	30	-	70	%
IL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production.

Figure 14. High-speed external clock source AC timing diagram






Figure 15. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 3 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	3		25	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 Ω	-	30	-	pF
i ₂	HSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS} with 30 pF load	-	-	1	mA
9 _m	Oscillator transconductance	Startup	25	-	-	mA/V
t _{SU(HSE} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 22. HSE 3-25 MHz oscillator characteristics⁽¹⁾ (2)

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization, not tested in production.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer



DocID15274 Rev 10

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.




Figure 16. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol Parameter Conditions Min Max Unit Typ Feedback resistor 5 R_{F} $M\Omega$ Recommended load capacitance C⁽²⁾ versus equivalent serial $R_S = 30 \text{ k}\Omega$ 15 pF resistance of the crystal (R_S)⁽³⁾ LSE driving current $V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$ I_2 1.4 μΑ 5 µA/V Oscillator Transconductance g_{m}

Table 23. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$) (1)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
			T _A = 50 °C	-	1.5	-	
	t _{SU(LSE)} Startup time		T _A = 25 °C	-	2.5	1	
			T _A = 10 °C	-	4	-	
t _{SU(LSE)}		V _{DD} is stabilized	T _A = 0 °C	-	6	ı	s
(4)	Startup time		T _A = -10 °C	-	10	1	3
			T _A = -20 °C	-	17	-	
			T _A = -30 °C	-	32	-	
			T _A = -40 °C	-	60	-	

Table 23. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾ (continued)

- 1. Based on characterization, not tested in production.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers'
- The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details
- $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note:

For C_{L1} and C_{L2} it is recommended to use high-quality external ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 17). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{strav} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6$ pF, and $C_{strav} = 2$ pF, then $C_{L1} = C_{L2} = 8 \text{ pF}.$

Resonator with integrated capacitors fLSE Bias 32.768 KH controlled resonator gain STM32F10xxx OSC32 ÕUT ai14129b

Figure 17. Typical application with a 32.768 kHz crystal

DocID15274 Rev 10

5.3.7 Internal clock source characteristics

The parameters given in *Table 24* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

High-speed internal (HSI) RC oscillator

Table 24. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{HSI}	Frequency	-		-	8		MHz
DuCy _(HSI)	Duty cycle		-	45	-	55	%
		User-trimmed register ⁽²⁾	with the RCC_CR	-	-	1 ⁽³⁾	%
	Accuracy of the HSI oscillator	Factory- calibrated ⁽⁴⁾	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-2	-	2.5	%
ACC _{HSI}			T _A = -10 to 85 °C	-1.5	-	2.2	%
			T _A = 0 to 70 °C	-1.3	-	2	%
			T _A = 25 °C	-1.1	-	1.8	%
t _{su(HSI)} ⁽⁴⁾	HSI oscillator startup time	-		1	-	2	μs
I _{DD(HSI)} ⁽⁴⁾	HSI oscillator power consumption	-		-	80	100	μΑ

- 1. V_{DD} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.
- Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com.
- 3. Guaranteed by design, not tested in production.
- 4. Based on characterization, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 25. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽²⁾	Frequency	30	40	60	kHz
t _{su(LSI)} (3)	t _{su(LSI)} (3) LSI oscillator startup time		-	85	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	0.65	1.2	μA

- 1. V_{DD} = 3 V, T_A = -40 to 105 °C unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

Wakeup time from low-power mode

The wakeup times given in *Table 26* is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.



All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 26. Low-power mode wakeup timings

Symbol	Parameter	Тур	Unit
t _{WUSLEEP} (1)	Wakeup from Sleep mode	1.8	μs
+ (1)	Wakeup from Stop mode (regulator in run mode)	3.6	116
t _{WUSTOP} ⁽¹⁾	Wakeup from Stop mode (regulator in low power mode)	5.4	μs
t _{WUSTDBY} (1)	Wakeup from Standby mode	50	μs

The wakeup times are measured from the wakeup event to the point in which the user application code reads the first instruction.

5.3.8 PLL, PLL2 and PLL3 characteristics

The parameters given in *Table 27* and *Table 28* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 27. PLL characteristics

Symbol	Parameter	Min ⁽¹⁾	Max ⁽¹⁾	Unit
f	PLL input clock ⁽²⁾	3	12	MHz
f _{PLL_IN}	Pulse width at high level	30	-	ns
f _{PLL_OUT}	PLL multiplier output clock	18	72	MHz
f _{VCO_OUT}			144	MHz
t _{LOCK}	PLL lock time	-	350	μs
Jitter	Cycle-to-cycle jitter	-	300	ps

^{1.} Based on characterization, not tested in production.

Table 28. PLL2 and PLL3 characteristics

Symbol	Parameter	Min ⁽¹⁾	Max ⁽¹⁾	Unit
f	PLL input clock ⁽²⁾	3	5	MHz
f _{PLL_IN}	Pulse width at high level	30	-	ns
f _{PLL_OUT}	PLL multiplier output clock	40	74	MHz
f _{VCO_OUT}	PLL VCO output	80	148	MHz
t _{LOCK}	PLL lock time	-	350	μs
Jitter	Cycle-to-cycle jitter	-	400	ps

^{1.} Based on characterization, not tested in production.



DocID15274 Rev 10

^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_PLL_OUT.

^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\text{PLL_OUT}}$.

5.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Min⁽¹⁾ Max⁽¹⁾ Symbol Unit **Parameter Conditions** Typ $T_A = -40 \text{ to } +105 \, ^{\circ}\text{C}$ 40 52.5 70 16-bit programming time μs tprog Page (1 KB) erase time $T_A = -40 \text{ to } +105 \,^{\circ}\text{C}$ 20 40 ms t_{ERASE} $T_A = -40 \text{ to } +105 \, ^{\circ}\text{C}$ 20 40 Mass erase time ms t_{ME} Read mode f_{HCLK} = 72 MHz with 2 wait 20 mA states, V_{DD} = 3.3 V Write / Erase modes Supply current I_{DD} 5 mΑ f_{HCLK} = 72 MHz, V_{DD} = 3.3 V Power-down mode / Halt, 50 μΑ $V_{DD} = 3.0 \text{ to } 3.6 \text{ V}$ 2 3.6 ٧ Programming voltage V_{proa}

Table 29. Flash memory characteristics

Table 30. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	-	-	Kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	-	-	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	-	-	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	-	-	

^{1.} Based on characterization, not tested in production.

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.



^{1.} Guaranteed by design, not tested in production.

^{2.} Cycling performed over the whole temperature range.

A device reset allows normal operations to be resumed.

The test results are given in *Table 31*. They are based on the EMS levels and classes defined in application note AN1709.

Table 31. EMS characteristics

Symbol	Parameter Conditions		Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{\rm DD}$ = 3.3 V, LQFP100, $T_{\rm A}$ = +25 °C, $f_{\rm HCLK}$ = 72 MHz, conforms to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{\rm DD}$ = 3.3 V, LQFP100, $T_{\rm A}$ = +25 °C, $f_{\rm HCLK}$ = 72 MHz, conforms to IEC 61000-4-4	4A

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC61967-2 standard which specifies the test board and the pin loading.



DocID15274 Rev 10

Table 32. EMI characteristics

Symbol Parameter		Conditions	Monitored	Max vs. [f	Unit	
Symbol	raiametei	- Constitution	frequency band	8/48 MHz	8/72 MHz	
		0.1 to 30 MHz	9	9		
c	Dook lovel	V _{DD} = 3.3 V, T _A = 25 °C,	30 to 130 MHz	26	13	dΒμV
SEMI	S _{EMI} Peak level LQFP100 package compliant with IEC61967-2	130 MHz to 1GHz	25	31		
			EMI Level	4	4	-

5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 33. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C conforming to JESD22-A114	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to JESD22-C101	11	500	ľ

^{1.} Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 34. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

5.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product



operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in Table 35

Table 35. I/O current injection susceptibility

Symbol		Functional s			
	Description	Negative injection	Positive injection	Unit	
	Injected current on OSC_IN32, OSC_OUT32, PA4, PA5, PC13	-0	+0		
I _{INJ}	Injected current on all FT pins	-5	+0	mA	
	Injected current on any other pin	-5	+5		

5.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 36* are derived from tests performed under the conditions summarized in *Table 9*. All I/Os are CMOS and TTL compliant.

Table 36. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Standard IO input low level voltage	-	-0.3	-	0.28*(V _{DD} -2 V)+0.8 V	٧
V _{IL}	IO FT ⁽¹⁾ input low level voltage	-	-0.3	-	0.32*(V _{DD} -2V)+0.75 V	٧
	Standard IO input high level voltage	-	0.41*(V _{DD} -2 V)+1.3 V	-	V _{DD} +0.3	٧
V _{IH}	IO FT ⁽¹⁾ input high level	V _{DD} > 2 V	0.42*(V _{DD} -2 V)+1 V		5.5	V
	voltage	$V_{DD} \le 2 V$	0.42 (V _{DD} -2 V)+1 V	-	5.2	ľ
V _{hys}	Standard IO Schmitt trigger voltage hysteresis ⁽²⁾	-	200	-	-	mV
,e	IO FT Schmitt trigger voltage hysteresis ⁽²⁾	-	5% V _{DD} ⁽³⁾	-	-	mV



DocID15274 Rev 10

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
I _{lkg}	Input leakage current ⁽⁴⁾		V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os	-	-	±1	μA
3			V _{IN} = 5 V, I/O FT	-	-	3	
R _{PU}	Weak pull- up equivalent	All pins except for PA10	$V_{IN} = V_{SS}$	30	40	50	kΩ
	resistor ⁽⁵⁾	PA10	-	8	11	15	
R _{PD}	Weak pull- down equivalent PA10	except for	$V_{IN} = V_{DD}$	30	40	50	kΩ
resistor ⁽⁵⁾	PA10		8	11	15		
C _{IO}	I/O pin capa	citance	-	-	5	-	pF

Table 36. I/O static characteristics (continued)

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 18* and *Figure 19* for standard I/Os, and in *Figure 20* and *Figure 21* for 5 V tolerant I/Os.




Figure 18. Standard I/O input characteristics - CMOS port

FT = Five-volt tolerant. In order to sustain a voltage higher than V_{DD}+0.3 the internal pull-up/pull-down resistors must be disabled.

^{2.} Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

^{3.} With a minimum of 100 mV.

^{4.} Leakage could be higher than max. if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

V_{IH}/V_{IL} (V)


V_{IH}=0.41(V_{DD}·2)+1.3

V_{IL}=0.28(V_{DD}·2)+0.8

TTL requirements V_{IH}=2V

1.96 Input range not guaranteed not guaranteed

Figure 19. Standard I/O input characteristics - TTL port







Figure 21. 5 V tolerant I/O input characteristics - TTL port





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/-20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 5.2:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 7*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 7*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 37* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*. All I/Os are CMOS and TTL compliant.

Table 37. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port	1	0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port	-	0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	2.4	-	v
V _{OL} ⁽¹⁾⁽³⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +20 mA	-	1.3	V
V _{OH} ⁽²⁾⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	V
V _{OL} ⁽¹⁾⁽³⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +6 mA	-	0.4	V
V _{OH} ⁽²⁾⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V _{DD} < 2.7 V	V _{DD} -0.4	-	V

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 7* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

3. Based on characterization data, not tested in production.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 7 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 22* and *Table 38*, respectively.

Unless otherwise specified, the parameters given in *Table 38* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 38. I/O AC characteristics⁽¹⁾

MODEx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit					
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	2	MHz					
10	t _{f(IO)out}	Output high to low level fall time	C ₁ = 50 pF, V _{DD} = 2 V to 3.6 V	-	125 ⁽³⁾	ns					
	t _{r(IO)out}	Output low to high level rise time	C _L = 30 μr, ν _{DD} = 2 ν to 3.0 ν	ı	125 ⁽³⁾	113					
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	1	10	MHz					
01	t _{f(IO)out}	Output high to low level fall time			25 ⁽³⁾	ns					
	t _{r(IO)out}	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	25 ⁽³⁾	115					
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	50	MHz					
	F _{max(IO)out}	F _{max(IO)out}	F _{max(IO)out}	F _{max(IO)out}	F _{max(IO)out}	F _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	30	MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	-	20	MHz					
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	5 ⁽³⁾						
11	$t_{f(IO)out}$	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	8 ⁽³⁾						
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	-	12 ⁽³⁾	ns					
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	5 ⁽³⁾	115					
	$t_{r(IO)out}$	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	8 ⁽³⁾						
			C _L = 50 pF, V _{DD} = 2 V to 2.7 V	-	12 ⁽³⁾						
-	t _{EXTIPW}	Pulse width of external signals detected by the EXTI controller	-	10	-	ns					

The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.



^{2.} The maximum frequency is defined in Figure 22.

^{3.} Guaranteed by design, not tested in production.




Figure 22. I/O AC characteristics definition

5.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 36*).

Unless otherwise specified, the parameters given in *Table 39* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol Conditions Unit **Parameter** Min Тур Max V_{IL(NRST)}⁽¹⁾ NRST Input low level voltage -0.58.0 ٧ V_{IH(NRST)}⁽¹⁾ NRST Input high level voltage 2 $V_{DD} + 0.5$ NRST Schmitt trigger voltage 200 m۷ V_{hys(NRST)} hysteresis Weak pull-up equivalent resistor(2) R_{PU} 30 40 50 kΩ $V_{IN} = V_{SS}$ V_{F(NRST)}⁽¹⁾ NRST Input filtered pulse 100 ns V_{NF(NRST)}⁽¹⁾ NRST Input not filtered pulse $V_{DD} > 2.7 V$ 300 ns

Table 39. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (\sim 10% order).




Figure 23. Recommended NRST pin protection

- 2. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 39. Otherwise the reset will not be taken into account by the device.

5.3.15 TIM timer characteristics

The parameters given in *Table 40* are guaranteed by design.

Refer to Section 5.3.12: I/O current injection characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
t (TD-0)	t _{res/TIM}) Timer resolution time		1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 72 MHz	13.9	-	ns
f _{EXT}	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
EXI	frequency on CH1 to CH4	f _{TIMxCLK} = 72 MHz	0	36	MHz
Res _{TIM}	Timer resolution	-	-	16	bit
t	16-bit counter clock period when internal clock is	-	1	65536	t _{TIMxCLK}
^t COUNTER	selected	f _{TIMxCLK} = 72 MHz	0.0139	910	μs
thank count	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	INIAAIITIUITI POSSIDIE COUTT	f _{TIMxCLK} = 72 MHz	-	59.6	s

Table 40. TIMx⁽¹⁾ characteristics

577

^{1.} TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4 and TIM5 timers.

5.3.16 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 9*.

The STM32F105xx and STM32F107xx I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 41*. Refer also to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol	Parameter	Standard r	mode I ² C ⁽¹⁾	Fast mode	e I ² C ⁽¹⁾⁽²⁾	Unit
Symbol	rarameter	Min	Max	Min	Max	Unit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	0
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾	-	0 ⁽⁴⁾	900 ⁽³⁾	
$t_{r(SDA)} \ t_{r(SCL)}$	SDA and SCL rise time	-	1000	20 + 0.1C _b	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time	-	300	-	300	
t _{h(STA)}	Start condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated Start condition setup time	4.7	-	0.6	-	μs
t _{su(STO)}	Stop condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
C _b	Capacitive load for each bus line	-	400	-	400	pF

Table 41. I²C characteristics

^{1.} Guaranteed by design, not tested in production.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve the fast mode I²C frequencies and it must be a mulitple of 10 MHz in order to reach I²C fast mode maximum clock 400 kHz.

The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.




Figure 24. I²C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 42. SCL frequency (f_{PCLK1} = 36 MHz., V_{DD} = 3.3 V)⁽¹⁾⁽²⁾

\$ (KU=)	I2C_CCR value
f _{SCL} (kHz)	R_P = 4.7 k Ω
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

^{1.} R_P = External pull-up resistance, f_{SCL} = I^2C speed,

For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the
tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external
components used to design the application.

I²S - SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 43* for SPI or in *Table 44* for I^2S are derived from tests performed under the ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in *Table 9*.

Refer to Section 5.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 43. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	-	18	MHz
1/t _{c(SCK)}	SPI Clock frequency	Slave mode	-	18	IVIITZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)}	NSS setup time	Slave mode	4 t _{PCLK}	-	
t _{h(NSS)}	NSS hold time	Slave mode	2 t _{PCLK}	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	50	60	
t _{su(MI)}	Data input setup time	Master mode	4	-	
t _{su(SI)}	Data input setup time	Slave mode	5	-	
t _{h(MI)}	Data input hold time	Master mode	5	-	ns
t _{h(SI)}	Data input noid time	Slave mode	5	-	113
t _{a(SO)}	Data output access time	Slave mode, f _{PCLK} = 20 MHz	-	3*t _{PCLK}	
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	34	
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	8	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	32	-	
t _{h(MO)}	Data output floid time	Master mode (after enable edge)	10	_	






Figure 25. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 27. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 44. I²S characteristics

Symbol	Parameter	Conditions	Conditions		Max	Unit	
f _{CK}	I ² S clock frequency	Master data: 16 bits, a freq = 48 K	Master data: 16 bits, audio freq = 48 K		1.54	MHz	
1/t _{c(CK)}		Slave		0	6.5		
t _{r(CK)} t _{f(CK)}	I ² S clock rise and fall time	capacitive load C _L = §	50 pF	-	8		
t _{w(CKH)} ⁽¹⁾	I ² S clock high time	Master f _{PCLK} = 16 MF	łz,	317	320		
t _{w(CKL)} ⁽¹⁾	I ² S clock low time	audio freq = 48 K		333	336		
t _{v(WS)} (1)	WS valid time	Master mode		3	-		
t _{h(WS)} (1)	WS hold time	Master mode	12S2	0	-	ns	
^t h(WS) ` ′	WS floid time	Master mode	I2S3	0	-		
+ (1)	WS actual time	Slave mode	12S2	4	-		
t _{su(WS)} ⁽¹⁾	WS setup time	Slave mode	I2S3	9	-	-	
t _{h(WS)} (1)	WS hold time	Slave mode		0	-		
DuCy(SCK)	I2S slave input clock duty cycle	Slave mode		30	70	%	
. (1)	- Data input setup time	Master receiver	12S2	8	-		
t _{su(SD_MR)} (1)		Master receiver	I2S3	10	-		
+ (1)		Slave receiver	I2S2	3	-		
t _{su(SD_SR)} (1)		Slave receiver	I2S3	8	-		
. (1)		Maatar raasiyar	I2S2	2	-		
$t_{h(SD_MR)}^{(1)}$	Data input hold time	Master receiver	12S3	4	-		
. (1)	Data input hold time	Clave receiver	12S2	2	-		
t _{h(SD_SR)} (1)		Slave receiver	12S3	4	-		
· (1)(3)	Data output valid time	Slave transmitter	12S2	23	-	ns	
$t_{v(SD_ST)}^{(1)(3)}$	Data output valid time (after enable edge) I2S	12S3	33	-			
, (1)	Data autout hald time	Slave transmitter	I2S2	29	-		
$t_{h(SD_ST)}^{(1)}$	Data output hold time Slave transmitter (after enable edg	(after enable edge)	12S3	27	-		
+ (1)	Data output valid time	Master transmitter	I2S2	-	5		
$t_{v(SD_MT)}^{(1)}$	Data output vallu time	(after enable edge)	I2S3	-	2		
4 (1)	Data autout hald time	Master transmitter	I2S2	11	-		
$t_{h(SD_MT)}^{(1)}$	Data output hold time	Data output noid time	(after enable edge)	12S3	4	_	1

 $^{1. \}quad \text{Based on design simulation and/or characterization results, not tested in production.} \\$






Figure 28. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 29. I²S master timing diagram (Philips protocol)⁽¹⁾

- Based on characterization, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

-y/

USB OTG FS characteristics

The USB OTG interface is USB-IF certified (Full-Speed).

Table 45. USB OTG FS startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB OTG FS transceiver startup time	1	μs

^{1.} Guaranteed by design, not tested in production.


Table 46. USB OTG FS DC electrical characteristics

Symbol		Parameter	Conditions	Min. ⁽¹⁾	Тур.	Max. ⁽¹⁾	Unit
Input levels	V_{DD}	USB OTG FS operating voltage	-	3.0 ⁽²⁾	-	3.6	V
	V _{DI} ⁽³⁾	Differential input sensitivity	I(USBDP, USBDM)	0.2	-	-	
	V _{CM} ⁽³⁾	Differential common mode range	Includes V _{DI} range	0.8	-	2.5	V
	V _{SE} ⁽³⁾	Single ended receiver threshold	-	1.3	-	2.0	
Output	V_{OL}	Static output level low	R_L of 1.5 k Ω to 3.6 V ⁽⁴⁾		-	0.3	V
levels	V _{OH}	Static output level high	R_L of 15 k Ω to $V_{SS}^{(4)}$	2.8	-	3.6	V
, D		Pull-down resistance on PA11, PA12	V - V	17	21	24	
R _{PD}	Pull-down resistance on PA9	$V_{IN} = V_{DD}$	0.65	1.1	2.0	kΩ	
R _{PU}		Pull-up resistance on PA12	$V_{IN} = V_{SS}$	1.5	1.8	2.1	
		Pull-up resistance on PA9	V _{IN} = V _{SS}	0.25	0.37	0.55	

^{1.} All the voltages are measured from the local ground potential.

- 3. Guaranteed by design, not tested in production.
- 4. R_L is the load connected on the USB OTG FS drivers

Figure 30. USB OTG FS timings: definition of data signal rise and fall time





DocID15274 Rev 10

^{2.} The STM32F105xx and STM32F107xx USB OTG FS functionality is ensured down to 2.7 V but not the full USB OTG FS electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.

Duly say about a faulation						
Driver characteristics						
Symbol	Parameter	Conditions	Min	Max	Unit	
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns	
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns	
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%	
V _{CRS}	Output signal crossover voltage	-	1.3	2.0	V	

Table 47. USB OTG FS electrical characteristics⁽¹⁾

Ethernet characteristics

Table 48 showns the Ethernet operating voltage.

Table 48. Ethernet DC electrical characteristics

Symbol		Parameter	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input level	V_{DD}	Ethernet operating voltage	3.0	3.6	V

^{1.} All the voltages are measured from the local ground potential.

Table 49 gives the list of Ethernet MAC signals for the SMI (station management interface) and *Figure 31* shows the corresponding timing diagram.

Figure 31. Ethernet SMI timing diagram




Table 49. Dynamic characteristics: Ethernet MAC signals for SMI

Symbol	Rating	Min	Тур	Max	Unit
t _{MDC}	MDC cycle time (1.71 MHz, AHB = 72 MHz)	583	583.5	584	ns
t _{d(MDIO)}	MDIO write data valid time	13.5	14.5	15.5	ns
t _{su(MDIO)}	Read data setup time	35	-	-	ns
t _{h(MDIO)}	Read data hold time	0	ı	1	ns



^{1.} Guaranteed by design, not tested in production.

Measured from 10% to 90% of the data signal. For more detailed informations, refer to USB Specification -Chapter 7 (version 2.0).

Table 50 gives the list of Ethernet MAC signals for the RMII and *Figure 32* shows the corresponding timing diagram.

RMII_REF_CLK

RMII_TX_EN
RMII_TXD[1:0]

t_su(RXD)
t_su(CRS)

RMII_RXD[1:0]
RMII_CRS_DV

ai15667

Figure 22 Ethernet BMII timing diagram

Table 50. Dynamic characteristics: Ethernet MAC signals for RMII

Symbol	Rating	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	4	-	-	ns
t _{ih(RXD)}	Receive data hold time		-	-	ns
t _{su(DV)}	u(DV) Carrier sense set-up time		-	-	ns
t _{ih(DV)}	DV) Carrier sense hold time		-	-	ns
t _{d(TXEN)} Transmit enable valid delay time		8	10	16	ns
$t_{d(TXD)}$	Transmit data valid delay time	7	10	16	ns

Table 51 gives the list of Ethernet MAC signals for MII and *Figure 32* shows the corresponding timing diagram.




Figure 33. Ethernet MII timing diagram

577

Table 51. Dynamic characteristics: Ethernet MAC signals for MII

Symbol	Rating	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	10	-	-	ns
t _{ih(RXD)}	Receive data hold time	10	-	-	ns
t _{su(DV)}	t _{su(DV)} Data valid setup time		-	-	ns
t _{ih(DV)}	t _{ih(DV)} Data valid hold time		-	-	ns
t _{su(ER)}	t _{su(ER)} Error setup time		-	-	ns
t _{ih(ER)}			-	-	ns
t _{d(TXEN)} Transmit enable valid delay time		14	16	18	ns
t _{d(TXD)}	Transmit data valid delay time	13	16	20	ns

CAN (controller area network) interface

Refer to Section 5.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (CANTX and CANRX).

5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 9*.

Note: It is recommended to perform a calibration after each power-up.

Table 52. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply	-	2.4	-	3.6	V
V _{REF+}	Positive reference voltage	-	2.4	-	V_{DDA}	V
I _{VREF}	Current on the V _{REF} input pin	-	-	160 ⁽¹⁾	220 ⁽¹⁾	μA
f _{ADC}	ADC clock frequency	-	0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate	-	0.05	-	1	MHz
£ (2)	TRIG ⁽²⁾ External trigger frequency	f _{ADC} = 14 MHz	-	-	823	kHz
'TRIG` '		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 (V _{SSA} or V _{REF} - tied to ground)	-	V _{REF+}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 53 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
t (2) Oalibaatiaa	Calibration time	f _{ADC} = 14 MHz	5	.9		μs
t _{CAL} ⁽²⁾	Calibration time	-	8		1/f _{ADC}	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{lat} ⁽²⁾	Injection trigger conversion latency	f _{ADC} = 14 MHz	-	-	0.214	μs
l lat`	injection trigger conversion laterity	-	-	-	3 ⁽⁴⁾	1/f _{ADC}
t _{latr} ⁽²⁾	Regular trigger conversion latency	f _{ADC} = 14 MHz	-	-	0.143	μs
'latr'		-	-	-	2 ⁽⁴⁾	1/f _{ADC}
ts ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
is.		-	1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time	-	0	0	1	μs
	(2) Total conversion time (including	f _{ADC} = 14 MHz	1	-	18	μs
t _{CONV} ⁽²⁾	sampling time)	-	14 to 252 (t _S for s successive a			1/f _{ADC}

Table 52. ADC characteristics (continued)

- 1. Based on characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. V_{REF+} is internally connected to V_{DDA} and V_{REF-} is internally connected to V_{SSA} .
- 4. For external triggers, a delay of 1/f_{PCLK2} must be added to the latency specified in *Table 52*.

$$\begin{aligned} & \text{Equation 1: } R_{\text{AIN}} \underset{T_{S}}{\text{max formula}} \\ & R_{\text{AIN}} \! < \! \frac{1}{f_{\text{ADC}} \! \times C_{\text{ADC}} \! \times ln(2^{N+2})} \! - R_{\text{ADC}} \end{aligned}$$

The formula above ($Equation\ 1$) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 53. R_{AIN} max for $f_{ADC} = 14 \text{ MHz}^{(1)}$

T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ)
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

^{1.} Based on characterization, not tested in production.



Symbol	Parameter	Test conditions	Тур	Max ⁽²⁾	Unit
ET	Total unadjusted error	f _{PCLK2} = 56 MHz,	±1.3	±2	
EO	Offset error	f_{ADC} = 14 MHz, R_{AIN} < 10 k Ω	±1	±1.5	
EG	Gain error	$V_{DDA} = 3 \text{ V to } 3.6 \text{ V}$ $T_{A} = 25 ^{\circ}\text{C}$	±0.5	±1.5	LSB
ED	Differential linearity error	Measurements made after	±0.7	±1	
EL	Integral linearity error	ADC calibration	±0.8	±1.5	1

Table 54. ADC accuracy - limited test conditions⁽¹⁾

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Based on characterization, not tested in production.

Table 55. ADC accuracy⁽¹⁾ (2)

Symbol	Parameter	Test conditions	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error		±2	±5	
EO	Offset error	f _{PCLK2} = 56 MHz, f _{ADC} = 14 MHz, R _{AIN} < 10 kΩ	±1.5	±2.5	
EG	Gain error	V _{DDA} = 2.4 V to 3.6 V	±1.5	±3	LSB
ED	Differential linearity error	Measurements made after ADC calibration	±1	±2	
EL	Integral linearity error	71DO cambration	±1.5	±3	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Better performance could be achieved in restricted V_{DD}, frequency and temperature ranges.
- 3. Based on characterization, not tested in production.

Note:

ADC accuracy vs. negative injection current: Injecting a negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 5.3.12 does not affect the ADC accuracy.







Figure 34. ADC accuracy characteristics

Figure 35. Typical connection diagram using the ADC




- Refer to Table 52 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.



General PCB design guidelines


Power supply decoupling should be performed as shown in *Figure 36* or *Figure 37*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 36. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.

Figure 37. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})



1. $\rm\,V_{REF^{+}}$ and $\rm\,V_{REF^{-}}$ inputs are available only on 100-pin packages.

577

5.3.18 DAC electrical specifications

Table 56. DAC characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Comments
V _{DDA}	Analog supply voltage	2.4	-	3.6	V	-
V _{REF+}	Reference supply voltage	2.4	-	3.6	V	V _{REF+} must always be below V _{DDA}
V _{SSA}	Ground	0	-	0	٧	-
R _{LOAD} ⁽¹⁾	Resistive load with buffer ON	5	-	-	kΩ	-
R _O ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω
C _{LOAD} ⁽¹⁾	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer ON	0.2	-	1	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	ı	V _{DDA} – 0.2	V	(0x0E0) to (0xF1C) at V_{REF+} = 3.6 V and (0x155) to (0xEAB) at V_{REF+} = 2.4 V
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-	-	V _{REF+} – 1LSB	V	excursion of the DAC.
I _{DDVREF+}	DAC DC current consumption in quiescent mode (Standby mode)	-	ı	220	μΑ	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
	DAC DC current	-	-	380	μA	With no load, middle code (0x800) on the inputs
I _{DDA}	consumption in quiescent mode (Standby mode)	-	ı	480	μΑ	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽²⁾	Direction incarty		±0.5	LSB	Given for the DAC in 10-bit configuration.	
	consecutive code-1LSB)	itive code-1LSR)		LSB	Given for the DAC in 12-bit configuration.	
	Integral non linearity (difference between	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL ⁽²⁾	measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.



Symbol	Parameter	Min	Тур	Max	Unit	Comments
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
Offset ⁽²⁾	(difference between measured value at Code (0x800) and the ideal value =	-	ı	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V
	V _{REF+} /2)	-	ı	±12	LSB	Given for the DAC in 12-bit at V _{REF+} = 3.6 V
Gain error ⁽²⁾	Gain error	-	ı	±0.5	%	Given for the DAC in 12bit configuration
t _{SETTLING} ⁽²⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	-	3	4	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
t _{WAKEUP} (2)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (1)	Power supply rejection ratio (to V _{DDA}) (static DC measurement	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 56. DAC characteristics (continued)

2. Guaranteed by characterization, not tested in production.




Figure 38. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.

_y/

^{1.} Guaranteed by design, not tested in production.

5.3.19 Temperature sensor characteristics

Table 57. TS characteristics

Symbol	Parameter		Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature		±1	<u>+2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C		1.43	1.52	V
t _{START} (2)	t _{START} ⁽²⁾ Startup time		-	10	μs
T _{S_temp} (3)(2)	ADC sampling time when reading the temperature		-	17.1	μs

^{1.} Based on characterization, not tested in production.



^{2.} Guaranteed by design, not tested in production.


^{3.} Shortest sampling time can be determined in the application by multiple iterations.

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

6.1 LFBGA100 package information

Figure 39. LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array package outline



57

Figure 40. LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package mechanical data

		millimeters			inches ⁽¹⁾		
Symbol	Min Typ Max		Тур	Min	Max		
Α	-	-	1.700	-	-	0.0669	
A1	0.270	-	-	0.0106	-	-	
A2	-	0.300	-	-	0.0118	-	
A4	-	-	0.800	-	-	0.0315	
b	0.450	0.500	0.550	0.0177	0.0197	0.0217	
D	9.850	10.000	10.150	0.3878	0.3937	0.3996	
D1	-	7.200	-	-	0.2835	-	
E	9.850	10.000	10.150	0.3878	0.3937	0.3996	
E1	-	7.200	-	-	0.2835	-	
е	-	0.800	-	-	0.0315	-	
F	-	1.400	-	-	0.0551	-	
ddd	-	-	0.120	-	-	0.0047	
eee	-	-	0.150	-	-	0.0059	
fff	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 41. LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package recommended footprint




Table 58. LFBGA100 recommended PCB design rules (0.8 mm pitch BGA)

Dimension	Recommended values
Pitch	0.8
Dpad	0.500 mm
Dsm	0.570 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.500 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

57

DocID15274 Rev 10

Device marking for LFBGA100

The following figure shows the device marking for the LQFP100 package.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 42. LFBGA100 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

6.2 LQFP100 package information




Figure 43. LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline

1. Drawing is not to scale. Dimension are in millimeter.

Table 59. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591



DocID15274 Rev 10

CCC

0.0031

inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max E3 12.000 0.4724 е 0.500 0.0197 L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 k 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°

Table 59. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 44. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

0.080

Device marking for LQFP100

The following figure shows the device marking for the LQFP100 package.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 45.LQFP100 marking example (package top view)



^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

6.3 LQFP64 package information

SEATING PLANE

O.25 mm

GAUGE PLANE

D1

D1

J32

D1

J17

DENTIFICATION

SW_ME_V3

Figure 46.LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline

1. Drawing is not in scale.

Table 60.LQFP64 - 10 x 10 mm 64 pin low-profile quad flat package mechanical data

Obl		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.500	-	-	0.2953	-




Table 60.LQFP64 - 10 x 10 mm 64 pin low-profile quad flat package mechanical data

Symbol		millimeters		inches ⁽¹⁾			
Symbol Min		Тур	Max	Min	Тур	Max	
е	-	0.500	-	-	0.0197	-	
θ	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
ccc	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 47.LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint



1. Dimensions are in millimeters.

Device marking for LQFP64

The following figure shows the device marking for the LQFP64 package.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 48.LQFP64 marking example (package top view)

^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

6.4 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 9: General operating conditions on page 37.*

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_{\mathsf{I/O}} \; \mathsf{max} = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	C/VV
	Thermal resistance junction-ambient LFBGA100 - 10 × 10 mm / 0.8 mm pitch	40	
Θ_{JA}	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	°C/W
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	

Table 61. Package thermal characteristics

6.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



6.4.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 62: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F103xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

```
P_{INTmax} = 50 mA × 3.5 V= 175 mW
```

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 61* T_{Jmax} is calculated as follows:

```
    For LQFP100, 46 °C/W
```

 T_{Jmax} = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.6 °C = 102.6 °C

This is within the range of the suffix 6 version parts ($-40 < T_{.l} < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 62: Ordering information scheme*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 115 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: $P_{Dmax} = 134 \text{ mW}$

5//


Using the values obtained in $Table 61 T_{Jmax}$ is calculated as follows:

For LQFP100, 46 °C/W

$$T_{Jmax}$$
 = 115 °C + (46 °C/W × 134 mW) = 115 °C + 6.2 °C = 121.2 °C


This is within the range of the suffix 7 version parts ($-40 < T_J < 125$ °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 62: Ordering information scheme*).



7 Part numbering

Table 62. Ordering information scheme




For a list of available options (speed, package, etc.) or for further information on any aspect of this device, contact your nearest ST sales office.


Appendix A Application block diagrams

A.1 USB OTG FS interface solutions

Figure 50. USB OTG FS device mode



1. Use a regulator if you want to build a bus-powered device.



1. STMPS2141STR needed only if the application has to support bus-powered devices.

577

DocID15274 Rev 10




Figure 52. OTG connection (any protocol)

1. STMPS2141STR needed only if the application has to support bus-powered devices.

A.2 Ethernet interface solutions

STM32F107xx MII_TX_CLK MCU MII_TX_EN Ethernet Ethernet MII_TXD[3:0] MAC 10/100 PHY 10/100 MII_CRS MII MII_COL = 15 pins HCLK⁽¹⁾ MII_RX_CLK MII + MDC = 17 pins MII_RXD[3:0] MII_RX_DV IEEE1588 PTP Timer MII_RX_ER input trigger Timestamp comparator MDIO TIM2 MDC PPS_OUT(2) ► HCLK PLL XTAL 25 MHz OSC PHY_CLK 25 MHz XT1 ai15656

Figure 53. MII mode using a 25 MHz crystal

- 1. HCLK must be greater than 25 MHz.
- 2. Pulse per second when using IEEE1588 PTP, optional signal.

STM32F107xx Ethernet PHY 10/100 MCU RMII_TX_EN Ethernet RMII_TXD[1:0] MAC 10/100 RMII RMII_RXD[1:0] HCLK(1)-= 7 pins RMII_CRX_DV RMII + MDC RMII_REF_CLK = 9 pins IEEE1588 PTP MDIO Timer input MDC Timestamp comparator trigge TIM2 /2 or /20 2.5 or 25 MHz synchronous 50 MHz ► HCLK osc PLL 50 MHz PHY_CLK 50 MHz XT1 50 MHz ai15657

Figure 54. RMII with a 50 MHz oscillator

1. HCLK must be greater than 25 MHz.




Figure 55. RMII with a 25 MHz crystal and PHY with PLL

1. HCLK must be greater than 25 MHz.

STM32F107xx Ethernet PHY 10/100 MCU RMII_TX_EN Ethernet RMII_TXD[1:0] MAC 10/100 RMII_RXD[1:0] RMII **HCLK** = 7 pins RMII_CRX_DV RMII_REF_CLK RMII + MDC ,ⁱ50 MHz 50 MHz IEEE1588 PTP = 9 pins MDIO Timer input trigger MDC Time stamp comparator 50 MHz XTAL osc PLLS XT1/XT2 25 MHz NS DP83848⁽¹⁾ ai15659b

Figure 56. RMII with a 25 MHz crystal

 The NS DP83848 is recommended as the input jitter requirement of this PHY. It is compliant with the output jitter specification of the MCU.

577

A.3 Complete audio player solutions

Two solutions are offered, illustrated in Figure 57 and Figure 58.

Figure 57 shows storage media to audio DAC/amplifier streaming using a software Codec. This solution implements an audio crystal to provide audio class I²S accuracy on the master clock (0.5% error maximum, see the Serial peripheral interface section in the reference manual for details).

Figure 57. Complete audio player solution 1




Figure 58 shows storage media to audio Codec/amplifier streaming with SOF synchronization of input/output audio streaming using a hardware Codec.




Figure 58. Complete audio player solution 2

577

DocID15274 Rev 10

A.4 USB OTG FS interface + Ethernet/I²S interface solutions

With the clock tree implemented on the STM32F107xx, only one crystal is required to work with both the USB (host/device/OTG) and the Ethernet (MII/RMII) interfaces. *Figure 59* illustrate the solution.




Figure 59. USB O44TG FS + Ethernet solution

With the clock tree implem1ented on the STM32F107xx, only one crystal is required to work with both the USB (host/device/OTG) and the I²S (Audio) interfaces. *Figure 60* illustrate the solution.




Figure 60. USB OTG FS + I²S (Audio) solution

Table 63. PLL configurations

Application	Crystal value in MHz (XT1)	PREDIV2	PLL2MUL	PLLSRC	PREDIV1	PLLMUL	USB prescaler (PLLVCO output)	PLL3MUL	I2Sn clock input	MCO (main clock output)
Ethernet only	25	/5	PLL2ON x8	PLL2	/5	PLLON x9	NA	PLL3ON x10	NA	XT1 (MII) PLL3 (RMII)
Ethernet + OTG	25	/5	PLL2ON x8	PLL2	/5	PLLON x9	/3	PLL3ON x10	NA	XT1 (MII) PLL3 (RMII)
Ethernet + OTG + basic audio	25	/5	PLL2ON x8	PLL2	/5	PLLON x9	/3	PLL3ON x10	PLL	XT1 (MII) PLL3 (RMII)
Ethernet + OTG + Audio class I ² S ⁽¹⁾	14.7456	/4	PLL2ON x12	PLL2	/4	PLLON x6.5	/3	PLL3ON x20	PLL3 VCO Out	NA ETH PHY must use its own crystal
OTG only	8	NA	PLL2OFF	XT1	/1	PLLON x9	/3	PLL3OFF	NA	NA
OTG + basic audio	8	NA	PLL2OFF	XT1	/1	PLLON x9	/3	PLL3OFF	PLL	NA
OTG + Audio class I ² S ⁽¹⁾	14.7456	/4	PLL2ON x12	PLL2	/4	PLLON x6.5	/3	PLL3ON x20	PLL3 VCO Out	NA
Audio class I ² S only ⁽¹⁾	14.7456	/4	PLL2ON x12	PLL2	/4	PLLON x6.5	NA	PLL3ON x20	PLL3 VCO out	NA

^{1.} SYSCLK is set to be at 72 MHz except in this case where SYSCLK is at 71.88 MHz.

Table 64 give the I_{DD} run mode values that correspond to the conditions specified in *Table 63*.



Table 64. Applicative current consumption in Run mode, code with data processing running from Flash

Symbol	parameter	Conditions ⁽¹⁾	Typ ⁽²⁾	Ма	x ⁽²⁾	Unit
				85 °C	105 °C	
	I _{DD} Supply current in run mode	External clock, all peripherals enabled except ethernet, HSE = 8 MHz, f _{HCLK} = 72 MHz, no MCO	57	63	64	
		External clock, all peripherals enabled except ethernet, HSE = 14.74 MHz, f _{HCLK} = 72 MHz, no MCO	60.5	67	68	
		External clock, all peripherals enabled except OTG, HSE = 25 MHz, f _{HCLK} = 72 MHz, MCO = 25 MHz	53	60.7	61	
I _{DD}		External clock, all peripherals enabled, HSE = 25 MHz, f _{HCLK} = 72 MHz, MCO = 25 MHz	60.5	65.5	66	mA
	External clock, all peripherals enabled, HSE = 25 MHz, f _{HCLK} = 72 MHz, MCO = 50 MHz	64	69.7	70		
		External clock, all peripherals enabled, HSE = 50 $\mathrm{MHz}^{(3)}$, $\mathrm{f}_{\mathrm{HCLK}}$ = 72 MHz , no MCO	62.5	67.5	68	
		External clock, only OTG enabled, HSE = 8 MHz, f _{HCLK} = 48 MHz, no MCO	26.7	None	None	
		External clock, only ethernet enabled, HSE = 25 MHz, f _{HCLK} = 25 MHz, MCO = 25 MHz	14.3	None	None	

^{1.} $V_{DD} = 3.3 \text{ V}.$



^{2.} Based on characterization, not tested in production.

^{3.} External oscillator.

8 Revision history

Table 65. Document revision history

Date	Revision	Changes
18-Dec-2008	1	Initial release.
20-Feb-2009	2	I/O information clarified on page 1. Figure 4: STM32F105xxx and STM32F107xxx connectivity line BGA100 ballout top view corrected. Section 2.3.8: Boot modes updated. PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default column to Remap column, plus small additional changes in Table 5: Pin definitions. Consumption values modified in Section 5.3.5: Supply current characteristics. Note modified in Table 13: Maximum current consumption in Run mode, code with data processing running from Flash and Table 15: Maximum current consumption in Sleep mode, code running from Flash or RAM. Table 20: High-speed external user clock characteristics and Table 21: Low-speed external user clock characteristics modified. Table 27: PLL characteristics modified and Table 28: PLL2 and PLL3 characteristics added.



Table 65. Document revision history (continued)

Date	Revision	Changes
19-Jun-2009	3	Section 2.3.8: Boot modes and Section 2.3.20: Ethernet MAC interface with dedicated DMA and IEEE 1588 support updated. Section 2.3.24: Remap capability added. Figure 1: STM32F105xx and STM32F107xx connectivity line block diagram and Figure 5: Memory map updated. In Table 5: Pin definitions: - I2S3_WS, I2S3_CK and I2S3_SD default alternate functions added - small changes in signal names - Note 6 modified - ETH_MII_PPS_OUT and ETH_RMII_PPS_OUT replaced by ETH_MDIO - ETH_MII_MDIO and ETH_RMII_MDIO replaced by ETH_MDIO - ETH_MII_MDIO and ETH_RMIII_MDIO replaced by ETH_MDC Figures: Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled removed Table 13: Maximum current consumption in Run mode, code with data processing running from RAM, peripherals disabled removed Table 13: Maximum current consumption in Run mode, code with data processing running from Flash, Table 14: Maximum current consumption in Run mode, code with data processing running from RAM and Table 15: Maximum current consumption in Sleep mode, code running from Flash or RAM are to be determined. Figure 12 and Figure 13 show typical curves. PLL1 renamed to PLL. IDD supply current in Stop mode modified in Table 16: Typical and maximum current consumptions in Stop and Standby modes. Figure 11: Typical current consumption in Stop mode with regulator in Run mode versus temperature at different VDD values, Figure 13: Typical current consumption in Standby mode versus temperature at different VDD values updated. Table 17: Typical current consumption in Run mode, code with data processing running from Flash, Table 18: Typical current consumption in Standby mode versus temperature at different VDD values updated. Table 17: Typical current consumption in Run mode, code with data processing running from Flash, Table 18: Typical current consumption in Step mode, code running from Flash or RAM and Table 19: Peripheral current consumption in Run mode, code with data processing ru



Table 65. Document revision history (continued)

Document status promoted from Preliminary data to full datasheet. Number of DACs corrected in Table 3: STM32F105xx and STM32F107xx family versus STM32F103xx family. Note 5 added in Table 5: Pin definitions. VRERINT and T _{Coeff} added to Table 12: Embedded internal reference voltage. Values added to Table 13: Maximum current consumption in Run mode, code with data processing running from Flash, Table 14: Maximum current consumption in Run mode, code with data processing running from RAM and Table 15: Maximum current consumption in Sleep mode, code running from Flash or RAM. Typical I _{DD VRAT} value added in Table 16: Typical and maximum current consumption in Sleep mode, code running from Flash or RAM. Typical I _{DD VRAT} value added in Table 16: Typical and maximum current consumptions in Stop and Standby modes. Figure 10: Typical current consumption on VBAT with RTC on vs. temperature at different VBAT values added. Values modified in Table 17: Typical current consumption in Run mode, code with data processing running from Flash and Table 18: Typical current consumption in Sleep mode, code running from Flash or RAM. I _{HSE_ext} min modified in Table 20: High-speed external user clock characteristics. C _{L1} and C _{L2} replaced by C in Table 22: HSE 3-25 MHz oscillator characteristics and Table 23: LSE oscillator characteristics (fLSE = 32.768 kHz), notes modified and moved below the tables. Note 1 modified below Figure 16: Typical application with an 8 MHz crystal. Conditions removed from Table 26: Low-power mode wakeup timings. Standards modified in Section 5.3.10: EMC characteristics and Table 28: PLL2 and PLL3 characteristics. R _{PU} and R _{PD} modified in Table 31: EMS characteristics. Condition added for V _{NF(NRST)} parameter in Table 39: NRST pin characteristics. Note removed and R _{PD} , R _{PU} values added in Table 46: USB OTG FS DC electrical characteristics. Table 48: Ethernet DC electrical characteristics added. Parameter values added to Table 49: Dynamic characteristics: Ethernet MAC signals
Ethernet MAC signals for RMII and Table 51: Dynamic characteristics: Ethernet MAC signals for RMII and Table 51: Dynamic characteristics: Ethernet MAC signals for MII. CADC and RAIN parameters modified in Table 52: ADC characteristics. RAIN max values modified in Table 53: RAIN max for



DocID15274 Rev 10

Table 65. Document revision history (continued)

Date	Revision	Changes
11-May-2010	5	Added BGA package. Table 5: Pin definitions: ETH_RMII_RXD0 and ETH_RMII_RXD1 added in remap column for PD9 and PD10, respectively. Note added to ETH_MII_RX_DV, ETH_MII_RXD0, ETH_MII_RXD1, ETH_MII_RXD2 and ETH_MII_RXD3 Updated Table 36: I/O static characteristics on page 57 Added Figure 18: Standard I/O input characteristics - CMOS port to Figure 21: 5 V tolerant I/O input characteristics - TTL port Updated Table 43: SPI characteristics on page 66. Updated Table 44: I2S characteristics on page 69. Updated Table 48: Ethernet DC electrical characteristics on page 72. Updated Table 49: Dynamic characteristics: Ethernet MAC signals for SMI on page 72. Updated Table 50: Dynamic characteristics: Ethernet MAC signals for RMII on page 73 Updated Figure 59: USB O44TG FS + Ethernet solution on page 100. Updated Figure 60: USB OTG FS + I2S (Audio) solution on page 100
01-Aug-2011	6	Changed SRAM size to 64 KB on all parts. Updated PD0 and PD1 description in Table 5: Pin definitions on page 27 Updated footnotes below Table 6: Voltage characteristics on page 36 and Table 7: Current characteristics on page 36 Updated tw min in Table 20: High-speed external user clock characteristics on page 47 Updated startup time in Table 23: LSE oscillator characteristics (fLSE = 32.768 kHz) on page 50 Added Section 5.3.12: I/O current injection characteristics on page 56 Updated Table 36: I/O static characteristics on page 57 Add Interna code V to Table 62: Ordering information scheme on page 94
06-Mar-2014	7	Added a "Packing" entry to <i>Table 62: Ordering information scheme</i> including "Blank = tray" and "TR = Tape and reel". Referenced 4 Figures: <i>Figure 41</i> , <i>Figure 49</i> , <i>Figure 59</i> and <i>Figure 60</i> . Updated the "Package" line with "BGA100" in <i>Table 2:</i> STM32F105xx and STM32F107xx features and peripheral counts.



Table 65. Document revision history (continued)

Date	Revision	Changes
06-Mar-2015	8	Updated Table 40: LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package mechanical data, Table 59: LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data and Table 60: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data Updated Figure 14: High-speed external clock source AC timing diagram; Figure 39: LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array package outline, Figure 43: LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline, Figure 44: LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint, Figure 46: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline and Figure 47: LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint Added Figure 45: LQFP100 marking example (package top view)
3-Sept-2015	9	Updated: - Table 19: Peripheral current consumption - Figure 44: LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint - Table 58: LFBGA100 recommended PCB design rules (0.8 mm pitch BGA)
22-Mar-2017	10	Updated: - Table 5: Pin definitions - Section 6: Package information Added: - Figure 42: LFBGA100 marking example (package top view)



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)