

STF5N60M2

N-channel 600 V, 1.3 Ω typ., 3.5 A MDmesh™ M2 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} @ T _{Jmax} | R _{DS(on)} max. | ΙD |
|------------|-------------------------------------|--------------------------|-------|
| STF5N60M2 | 650 V | 1.4 Ω | 3.5 A |

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|------------|---------|----------|---------|
| STF5N60M2 | 5N60M2 | TO-220FP | Tube |

June 2016 DocID025320 Rev 2 1/13

Contents STF5N60M2

Contents

| 1 | Electric | cal ratings | 3 |
|---|----------|-------------------------------------|----|
| 2 | Electric | cal characteristics | 4 |
| | | Electrical characteristics (curves) | |
| 3 | Test cir | rcuits | 8 |
| 4 | Packag | ge information | g |
| | 4.1 | TO-220FP package information | 10 |
| 5 | Revisio | on history | 12 |

STF5N60M2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--------------------------------|--|------------|-------|
| V _G s | Gate-source voltage | ±25 | V |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 25 °C | 3.5 | Α |
| ID() | Drain current (continuous) at T _C = 100 °C | 2.2 | A |
| I _{DM} ⁽²⁾ | Drain current (pulsed) | 14 | Α |
| P _{TOT} | Total dissipation at $T_C = 25$ °C | 20 | W |
| V _{ISO} | Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_C = 25 °C) | 2500 | V |
| dv/dt (3) | Peak diode recovery voltage slope | 15 | V/ns |
| dv/dt (4) | MOSFET dv/dt ruggedness | 50 | V/IIS |
| T _{stg} | Storage temperature range | 55 to 150 | °C |
| Tj | Operating junction temperature range | -55 to 150 | C |

Notes:

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|-----------------------|--|-------|------|
| R _{thj-case} | Thermal resistance junction-case max. | 6.25 | °C/W |
| R _{thj-amb} | Thermal resistance junction-ambient max. | | °C/W |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AR} | Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax}) | 0.5 | А |
| Eas | Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$; $V_{DD} = 50$ V) | 80 | mJ |

⁽¹⁾Limited by package.

⁽²⁾ Pulse width limited by safe operating area.

 $^{^{(3)}}$ IsD ≤ 3.5 A, di/dt ≤ 400 A/µs; VDs peak < V(BR)DSS, VDD = 400 V.

 $^{^{(4)}}$ V_{DS} ≤ 480 V.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: On /off states

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|------------------------------------|---|------|------|------|------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | V _{GS} = 0 V, I _D = 1 mA | 600 | | | ٧ |
| | Zoro goto voltago drain | V _{GS} = 0 V, V _{DS} = 600 V | | | 1 | |
| IDSS | Zero gate voltage drain current | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$ | | | 100 | μΑ |
| Igss | Gate-body leakage current | V _{DS} = 0 V, V _{GS} = ±25 V | | | ±10 | μΑ |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ | 2 | 3 | 4 | V |
| R _{DS(on)} | Static drain-source on-resistance | V _{GS} = 10 V, I _D = 1.7 A | | 1.3 | 1.4 | Ω |

Notes:

Table 6: Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------|---|--|------|------|------|------|
| Ciss | Input capacitance | | ı | 211 | ı | |
| Coss | Output capacitance | $V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ | 1 | 13 | 1 | pF |
| C _{rss} | Reverse transfer capacitance | Ves = 0 V | - | 0.75 | - | ρ. |
| Coss eq. (1) | Equivalent output capacitance | $V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V | - | 19.5 | - | pF |
| R _G | Intrinsic gate resistance | f = 1 MHz open drain | - | 6.2 | - | Ω |
| Qg | Total gate charge | $V_{DD} = 480 \text{ V}, I_D = 3.5 \text{ A},$ | - | 8 | - | |
| Qgs | Gate-source charge V _{GS} = 10 V | | - | 1.6 | - | nC |
| Q _{gd} | Gate-drain charge | (see Figure 15: "Test circuit for gate charge behavior") | - | 4.4 | - | |

Notes:

Table 7: Switching times

| | <u> </u> | | | | | |
|---------------------|------------------------|---|------|------|------|------|
| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
| $t_{d(on)}$ | Turn-on delay time | $V_{DD} = 300 \text{ V}, I_{D} = 1.7 \text{ A R}_{G} = 4.7 \Omega,$ | - | 12 | - | |
| t _r | Rise time | $V_{GS} = 300 \text{ V}$, $W_{GS} = 1.7 \text{ A RG} = 4.7 \Omega$, $W_{GS} = 10 \text{ V}$ (see Figure 14: "Test circuit for | - | 3 | - | 20 |
| t _{d(off)} | Turn-off delay time | resistive load switching times" and Figure 19: "Switching time waveform") | - | 70 | - | ns |
| t _f | Fall time | | - | 15 | - | |

4/13 DocID025320 Rev 2

⁽¹⁾ Defined by design, not subject to production test.

 $^{^{(1)}}$ C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 8: Source-drain diode


| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|---|------|------|------|------|
| Isp | Source-drain current | | - | | 3.5 | Α |
| I _{SDM} ⁽¹⁾ | Source-drain current (pulsed) | rain current | | | 14 | Α |
| V _{SD} ⁽²⁾ | Forward on voltage | V _{GS} = 0 V, I _{SD} = 3.5 A | ı | | 1.6 | V |
| t _{rr} | Reverse recovery time | | ı | 220 | | ns |
| Qrr | Reverse recovery charge | I _{SD} = 3.5 A, di/dt = 100 A/µs, V _{DD} = 60 V (see <i>Figure 16: "Test</i> circuit for inductive load switching | ı | 1.05 | | μC |
| I _{RRM} | Reverse recovery current | and diode recovery times") | - | 9.5 | | Α |
| t _{rr} | Reverse recovery time | I _{SD} = 3.5 A, di/dt = 100 A/µs, | ı | 314 | | ns |
| Qrr | Reverse recovery charge | $V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 16: "Test circuit for | 1 | 1.5 | | μC |
| I _{RRM} | Reverse recovery current | inductive load switching and diode recovery times") | - | 9.5 | | Α |


Notes:


⁽¹⁾ Pulse width is limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5 %.

2.1 Electrical characteristics (curves)










57








Figure 10: Normalized gate threshold voltage vs temperature VGS(th) (norm) 1.15 ID=250μA 1.10 1.05 1.00 0.95 0.90 0.85 0.80 0.75 0.70 -25 0 25 50 75 TJ(°C)

Figure 11: Normalized on-resistance vs temperature RDS(on) (norm) ID=1.7A Vgs=10V 2.3 2.1 1.9 1.7 1.5 1.3 1.1 0.9 0.7 0.5 25 50 75 100 TJ(°C)





Test circuits STF5N60M2

3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD


14 V CONST 100 Ω VGD


15 V CONST 100 Ω VGD


16 CONST 100 Ω VGD

AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times







4

8/13 DocID025320 Rev 2

STF5N60M2 Package information


4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 TO-220FP package information

Figure 20: TO-220FP package outline



577

Table 9: TO-220FP package mechanical data

| Dim | | mm | |
|------|------|------|------|
| Dim. | Min. | Тур. | Max. |
| А | 4.4 | | 4.6 |
| В | 2.5 | | 2.7 |
| D | 2.5 | | 2.75 |
| Е | 0.45 | | 0.7 |
| F | 0.75 | | 1 |
| F1 | 1.15 | | 1.70 |
| F2 | 1.15 | | 1.70 |
| G | 4.95 | | 5.2 |
| G1 | 2.4 | | 2.7 |
| Н | 10 | | 10.4 |
| L2 | | 16 | |
| L3 | 28.6 | | 30.6 |
| L4 | 9.8 | | 10.6 |
| L5 | 2.9 | | 3.6 |
| L6 | 15.9 | | 16.4 |
| L7 | 9 | | 9.3 |
| Dia | 3 | | 3.2 |



Revision history STF5N60M2

5 Revision history

Table 10: Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 30-Sep-2013 | 1 | First release. |
| 15-Jun-2016 | 2 | Updated title, features and description in cover page. Updated Section 1: "Electrical ratings" and Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Minor text changes. |

12/13 DocID025320 Rev 2

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)