


Automotive-grade N-channel 60 V, 32 m Ω typ., 24 A, STripFET II Power MOSFET in a DPAK package

Features





Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STD20NF06LAG	60 V	40 mΩ	24 A	60 W

- AEC-Q101 qualified
- · Exceptional dv/dt capability
- 100% avalanche tested
- · Low gate charge

Applications

· Switching applications

Description

This Power MOSFET has been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.



Product status link STD20NF06LAG

Product summary		
Order code	STD20NF06LAG	
Marking	D20NF06L	
Package	DPAK	
Packing	Tape and reel	



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	60	V
V_{GS}	Gate-source voltage	±18	V
I_	Drain current (continuous) at T _{case} = 25 °C	24	А
Ι _D	Drain current (continuous) at T _{case} = 100 °C	17	_ A
I _{DM} ⁽¹⁾	Drain current (pulsed)	96	Α
P _{TOT}	Total power dissipation at T _{case} = 25 °C	60	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	10	V/ns
E _{AS} ⁽³⁾	Single pulse avalanche energy	225	mJ
T _{stg}	Storage temperature range	55 to 175	°C
Тј	Operating junction temperature range		

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 24~A,~di/dt \le 300~A/ns,~V_{DD} = 80\%~V_{(BR)DSS}$
- 3. Starting $T_j = 25$ °C, $I_D = 14$ A, $V_{DD} = 60$ V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.5	°C/M
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb 50		°C/W

1. When mounted on a 1-inch² FR-4, 2 Oz copper board.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 3. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
		V _{GS} = 0 V, V _{DS} = 60 V			1	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V},$ $T_{case} = 125 ^{\circ}\text{C}^{(1)}$			10	μА
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±18 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1		2.5	V
P	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 12 A		32	40	mΩ
R _{DS(on)}		V _{GS} = 5 V, I _D = 12 A			50	11122

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	660	-	
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V		170	-	pF
C _{rss}	Reverse transfer capacitance		-	70	-	
Qg	Total gate charge	V _{DD} = 30 V, I _D = 20 A, V _{GS} = 5 V	-	13	-	
Q _{gs}	Gate-source charge	(see Figure 12. Test circuit for gate	-	3.5	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	8	-	

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 10 \text{ A},$	-	11	-	
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 5 V$	-	50	-	
t _{d(off)}	Turn-off delay time	(see Figure 11. Test circuit for resistive load switching times and	-	20	-	ns
t _f	Fall time	Figure 16. Switching time waveform)	-	12	-	



Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		24	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		96	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 24 A	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs,	-	56		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 20 V, T _J = 150 °C	-	108		nC
I _{RRM}	Reverse recovery current	(see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	4		А

- 1. Pulse width is limited by safe operating area.
- 2. Pulse test: pulse duration = $300 \mu s$, duty cycle 1.5%.



2.1 Electrical characteristics (curves)






Figure 2. Thermal impedance

K 0.2 0.2 0.05 0.02 0.01 0.02 0.01










Figure 7. Capacitance variations




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Normalized on-resistance vs temperature





Figure 10. Normalized $V_{(BR)DSS}$ vs temperature





3 Test circuits

Figure 11. Test circuit for resistive load switching times




Figure 12. Test circuit for gate charge behavior




Figure 13. Test circuit for inductive load switching and diode recovery times




Figure 14. Unclamped inductive load test circuit




Figure 15. Unclamped inductive waveform





Figure 16. Switching time waveform






4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



4.1 DPAK (TO-252) type A package information

Figure 17. DPAK (TO-252) type A package outline



0068772_A_26



Table 7. DPAK (TO-252) type A mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	2.20	2.20	
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00	6.00 6.20	
D1	D1 4.95		5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°




Figure 18. DPAK (TO-252) type A recommended footprint (dimensions are in mm)


FP_0068772_26



4.2 DPAK (TO-252) packing information

Figure 19. DPAK (TO-252) tape outline






AM08852v1



Figure 20. DPAK (TO-252) reel outline



AM06038v1

Table 8. DPAK (TO-252) tape and reel mechanical data

Таре				Reel		
Dim.	n	mm		mm		
Dilli.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	Α		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base	e qty.	2500	
P1	7.9	8.1	Bulk	qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				



Revision history

Table 9. Document revision history

Date	Revision	Changes
25-Oct-2016	1	First release.
		Modified Table 2: "Absolute maximum ratings", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode".
20-Mar-2017	2	Modified Figure 2: "Safe operating area" and Figure 10: "Normalized on-resistance vs temperature".
		Minor text changes
		Updated marking on cover page.
01-Oct-2019	3	Updated Table 2. Thermal data.
		Minor text changes



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)