

TAB

G(1)

 $\cap$ 

DPAK

Figure 1: Internal schematic diagram

D(2, TAB)

) S(3)

# STD45P4LLF6AG

# Automotive-grade P-channel -40 V, 12 mΩ typ., -50 A STripFET™ F6 Power MOSFET in a DPAK package

Datasheet - production data



Order code	VDS RDS(on) max.		ID
STD45P4LLF6AG	-40 V	15 mΩ	-50 A

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### **Applications**

• Switching applications

### Description

This device is a P-channel Power MOSFET developed using the STripFET<sup>TM</sup> F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

#### Table 1: Device summary

AM11258v1

Order code	Marking	Package	Packing
STD45P4LLF6AG	45P4LLF6	DPAK	Tape and reel

DocID027807 Rev 2

This is information on a product in full production.

### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A2 package information	10
	4.2	DPAK (TO-252) packing information	13
5	Revisio	n history	15



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	-40	V
V <sub>GS</sub>	Gate-source voltage	±18 V	V
	Drain current (continuous) at T <sub>case</sub> = 25 °C	-50	٨
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	-31	A
IDM <sup>(1)</sup>	Drain current (pulsed)	-200	А
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	58	W
Eas <sup>(2)</sup>	Single pulse avalanche energy	160	mJ
T <sub>stg</sub>	Storage temperature	55 to 150	°C
Tj <sup>(3)</sup>	Operating junction temperature	-55 to 150	C

#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  starting  $T_{j}$  = 25 °C,  $R_{G}$  = 47  $\Omega,$   $I_{D(min)}$  = -25 A.

 $^{(3)}$  HTRB performed at  $T_j$  = 175 °C,  $V_{DS}$  = 100%  $V_{(BR)DSS}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	2.14	°C / M
R <sub>thj-amb</sub>	R <sub>thj-amb</sub> Thermal resistance junction-ambient		°C/W



# 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
						•••••
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = -250 $\mu$ A	-40			V
		$V_{GS} = 0 V, V_{DS} = -40 V$			-1	
IDSS	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = -40 V,$ $T_{case} = 125 \text{ °C}$			-10	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = -18 V$			-100	nA
VGS(th)	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \ \mu A$	-1		-2.5	V
D	Static drain-source on-	$V_{GS}$ = -10 V, $I_{D}$ = -25 A		12	15	mΩ
R <sub>DS(on)</sub>	resistance	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -25 \text{ A}$		17	20	1112

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3525	-	
Coss	Output capacitance	$V_{DS} = -25 V$ , f = 1 MHz,	-	345	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	240	-	P1
Qg	Total gate charge	V <sub>DD</sub> = -20 V, I <sub>D</sub> = -50 A,	-	65.5	-	
Qgs	Gate-source charge	V <sub>GS</sub> = -10 V (see <i>Figure 14:</i>	-	11.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Gate charge test circuit")	-	13	-	

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = -20 V, I <sub>D</sub> = -25 A	-	12	-	
tr	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = -10 V$ (see	-	35.5	-	
t <sub>d(off)</sub>	Turn-off delay time	Figure 13: "Switching times test	-	63.5	-	ns
tr	Fall time	circuit for resistive load")	-	31	-	

#### Electrical characteristics


	Table 7: Source-drain diode								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Isd	Source-drain current		-		-50	Α			
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		-200	А			
Vsd <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V$ , $I_{SD} = -50 A$	-		-1.3	V			
trr	Reverse recovery time	I <sub>SD</sub> = -50 A, di/dt = -100 A/µs,	-	27.5		ns			
Qrr	Reverse recovery charge	V <sub>DD</sub> = -32 V (see Figure 15: "Test circuit for inductive load	-	24.5		nC			
Irrm	Reverse recovery current	switching and diode recovery times")	-	-1.8		А			


#### Notes:


 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.














#### **Electrical characteristics**










For the P-channel Power MOSFET, current and voltage polarities are reversed.




DocID027807 Rev 2

7/16

### 3 Test circuits







### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.




Package information

### 4.1

# DPAK (TO-252) type A2 package information







#### STD45P4LLF6AG


### Package information

LF6AG			Package information
	Table 8: DPAK (TO-252	) type A2 mechanical da	ita
Dim.		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°




#### Package information

#### STD45P4LLF6AG





# 4.2 DPAK (TO-252) packing information








	Table 9: DPAK (TO-252) tape and reel mechanical data					
	Таре			Reel		
Dim	mm		Dim	n	nm	
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	A		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Bas	e qty.	2500	
P1	7.9	8.1	Bull	k qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

#### Table 9: DPAK (TO-252) tape and reel mechanical data

14/16



## 5 Revision history

 Table 10: Document revision history

Date	Revision	Changes
28-Apr-2015	1	First release.
22-Jul-2015	2	Modified: $V_{GS}$ values in absoute maximum ratings table and static table. Updated: DPAK (TO-252) type A2 package information section updated. Minor text changes.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)