STP8N80K5, STU8N80K5

N-channel 800 V, 0.8 Ω typ., 6 A Zener-protected SuperMESH™ 5 Power MOSFET in TO-220 and IPAK packages

Datasheet – production data



Figure 1. Internal schematic diagram



Features

Order codes	V_{DS}	$R_{DS(on)}$max.	I_D	P_{TOT}
STP8N80K5	800 V	0.95 Ω	6 A	110 W
STU8N80K5				

- Worldwide best FOM (figure of merit)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

These N-channel Zener-protected Power MOSFETs are designed using ST's revolutionary avalanche-rugged very high voltage SuperMESH™ 5 technology, based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance, and ultra-low gate charge for applications which require superior power density and high efficiency.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STP8N80K5	8N80K5	TO-220	Tube
STU8N80K5		IPAK	

Contents

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
I_D	Drain current T_C = 25 °C	6	A
I_D	Drain current T_C = 100 °C	4	A
I_{DM} (1)	Drain current (pulsed)	24	A
P_{TOT}	Total dissipation at T_C = 25 °C	110	W
I_{AR} (2)	Max current during repetitive or single pulse avalanche	2	A
E_{AS} (3)	Single pulse avalanche energy (starting T_J = 25 °C, I_D=I_{AS}, V_{DD}= 50 V)	114	mJ
dv/dt (4)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (5)	MOSFET dv/dt ruggedness	50	V/ns
T_j T_{stg}	Operating junction temperature Storage temperature	- 55 to 150	°C

1. Pulse width limited by safe operating area.
2. Pulse width limited by $T_{Jmax.}$
3. Starting T_J = 25 °C, I_D=I_{AS}, V_{DD}= 50 V
4. $I_{SD} \leq$ 6 A, di/dt $\leq$ 100 A/μs, $V_{DS(peak)} \leq V_{(BR)DSS}$
5. $V_{DS} \leq$ 640 V

Table 3. Thermal data

Symbol	Parameter	Value		Unit
		TO-220	IPAK	
$R_{thj\text{-}case}$	Thermal resistance junction-case max.	1.14		°C/W
$R_{thj\text{-}amb}$	Thermal resistance junction-amb max.	62.5	100	°C/W

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	I_D = 1 mA, V_{GS}= 0	800			V
I_{DSS}	Zero gate voltage drain current (V_{GS} = 0)	V_{DS} = 800 V,			1	µA
		V_{DS} = 800 V, Tc=125 °C			50	µA
I_{GSS}	Gate body leakage current (V_{DS} = 0)	V_{GS} = ± 20 V			±10	µA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 100 µA	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D= 3 A		0.8	0.95	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{DS} =100 V, f=1 MHz, V_{GS}=0	-	450	-	pF
C_{oss}	Output capacitance		-	50	-	pF
C_{rss}	Reverse transfer capacitance		-	1	-	pF
$C_{o(tr)}$(1)	Equivalent capacitance time related	V_{GS} = 0, V_{DS} = 0 to 640 V	-	57	-	pF
$C_{o(er)}$(2)	Equivalent capacitance energy related		-	24	-	pF
R_G	Intrinsic gate resistance	f = 1 MHz open drain	-	6	-	Ω
Q_g	Total gate charge	V_{DD} = 640 V, I_D = 6 A V_{GS} =10 V *(see Figure 18)*	-	16.5	-	nC
Q_{gs}	Gate-source charge		-	3.2	-	nC
Q_{gd}	Gate-drain charge		-	11	-	nC

1. Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}
2. Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V_{DD} = 400 V, I_D = 3 A, R_G=4.7 Ω, V_{GS}=10 V *(see Figure 20)*	-	12	-	ns
t_r	Rise time		-	14	-	ns
$t_{d(off)}$	Turn-off delay time		-	32	-	ns
t_f	Fall time		-	20	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		6	A
I_{SDM}	Source-drain current (pulsed)				24	A
V_{SD} (1)	Forward on voltage	I_{SD}= 6 A, V_{GS}=0	-		1.5	V
t_{rr}	Reverse recovery time	I_{SD}= 6 A, V_{DD}= 60 V di/dt = 100 A/µs, *(see Figure 19)*	-	300		ns
Q_{rr}	Reverse recovery charge		-	3		µC
I_{RRM}	Reverse recovery current		-	20		A
t_{rr}	Reverse recovery time	I_{SD}= 6 A,V_{DD}= 60 V di/dt=100 A/µs, T_j=150 °C *(see Figure 19)*	-	415		ns
Q_{rr}	Reverse recovery charge		-	3.8		µC
I_{RRM}	Reverse recovery current		-	18		A

1. Pulsed: pulse duration = 300µs, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Typ.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_D=0	30	-	-	V

The built-in back-to-back Zener diodes have been specifically designed to enhance not only the device's ESD capability, but also to make them capable of safely absorbing any voltage transients that may occasionally be applied from gate to source. In this respect, the Zener voltage is appropriate to achieve efficient and cost-effective protection of device integrity. The integrated Zener diodes thus eliminate the need for external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220



Figure 3. Thermal impedance for TO-220



Figure 4. Safe operating area for IPAK



Figure 5. Thermal impedance for IPAK



Figure 6. Output characteristics



Figure 7. Transfer characteristics



Figure 8. Gate charge vs gate-source voltage



Figure 9. Static drain-source on-resistance



Figure 10. Capacitance variations



Figure 11. Output capacitance stored energy



Figure 12. Normalized gate threshold voltage vs. temperature



Figure 13. Normalized on-resistance vs. temperature



Figure 14. Drain-source diode forward characteristics



Figure 15. Normalized V_{DS} vs. temperature



Figure 16. Maximum avalanche energy vs. starting T_J



3 Test circuits

Figure 17. Switching times test circuit for resistive load



Figure 18. Gate charge test circuit



Figure 19. Test circuit for inductive load switching and diode recovery times



Figure 20. Unclamped inductive load test circuit



Figure 21. Unclamped inductive waveform



Figure 22. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

Table 9. TO-220 type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
∅P	3.75		3.85
Q	2.65		2.95

Figure 23. TO-220 type A drawing



Table 10. IPAK (TO-251) mechanical data

DIM	mm.		
	min.	typ.	max.
A	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
e		2.28	
e1	4.40		4.60
H		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	

Figure 24. IPAK (TO-251) drawing



5 Revision history

Table 11. Document revision history

Date	Revision	Changes
06-Aug-2012	1	First release.
16-Oct-2012	2	– Minor text changes in cover page – Updatd: P_{TOT} value for DPAK, TO-220 and IPAK in *Table 2*, $R_{thj\text{-}case}$ value for DPAK in *Table 3*, V_{SD} value in *Table 7* – Deleted T_j in *Table 3* – Updated *Section 4: Package mechanical data* for DPAK and IPAK
21-Mar-2013	3	– Minor text changes – Added: *Section 2.1: Electrical characteristics (curves)* – Modified: *Figure 1*, I_{AR}, I_{AS}, note *4* on *Table 2*, $R_{DS(on)}$ typical value on *Table 4*, typical values on *Table 5*, *6* and *7* – Updated: *Section 4: Package mechanical data* – The part numbers STF8N80K5, STFI8N80K5 and STD8N80K5 have been moved to the separate datasheets
27-Mar-2013	4	Added: MOSFET dv/dt ruggedness on *Table 2*

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

单击下面可查看定价，库存，交付和生命周期等信息

>>STMicro(意法半导体)