STY145N65M5

life.augmented

N-channel 650 V, 0.012 Ω typ., 138 A MDmesh[™] M5 Power MOSFET in a Max247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax}	R _{DS(on)} max.	ID
STY145N65M5	710 V	0.015 Ω	138 A

- Extremely low R_{DS(on)}
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET based on the MDmesh[™] M5 innovative vertical process technology combined with the wellknown PowerMESH[™] horizontal layout. The resulting product offers extremely low onresistance, making it particularly suitable for applications requiring high power and superior efficiency.

Table 1: Device summary

Order code	Marking	Package	Packaging
STY145N65M5	145N65M5	Max247	Tube

DocID023718 Rev 3

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	Max247 package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{GS}	Gate-source voltage	± 25	V	
I _D	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	138	А	
ID	Drain current (continuous) at T _c = 100 °C	87	А	
I _{DM} ⁽¹⁾	Drain current (pulsed)	552	А	
P _{TOT}	Total dissipation at $T_C = 25 \ ^{\circ}C$		W	
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	12	А	
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, V _{DD} = 50 V) 2420		mJ	
dv/dt ⁽²⁾	Peak diode recovery voltage slope 15		V/ns	
T _{stg}	Storage temperature	- 55 to 150	°C	
Tj	Max. operating junction temperature	150		

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $\label{eq:started_linear} ^{(2)}I_{SD} \leq 138 \text{ A, di/dt} \leq 400 \text{ A/}\mu\text{s; } \text{V}_{\text{DS}(\text{peak})} < \text{V}_{(\text{BR})\text{DSS}}, \text{ V}_{\text{DD}} = 400 \text{ V}.$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.2	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	30	°C/W



2 Electrical characteristics

 T_{C} = 25 °C unless otherwise specified

Table 4: On/off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V$, $I_D = 1 mA$	650			V
	Zara nata valtaria drain	$V_{GS} = 0 V, V_{DS} = 650 V$			10	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 650 V,$ $T_{C} = 125 °C$			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 69 \text{ A}$		0.012	0.015	Ω

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	18500	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	413	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	11	-	pF
C _{o(er)} ⁽¹⁾	Equivalent output capacitance energy related	V _{GS} = 0, V _{DS} = 0 to 520 V	-	415	-	pF
C _{o(tr)} ⁽²⁾	Equivalent output capacitance time related		-	1950	-	pF
R _G	Intrinsic gate resistance f = 1 MHz, open drain		-	0.7	-	Ω
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, \text{ I}_{D} = 69 \text{ A},$	-	414	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge	-	114	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	164	-	nC

Table 5: Dynamic

Notes:

 $^{(1)}C_{o(er)}$ is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)}C_{o(tr)}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



4/12

Electrical characteristics

_	Table 6: Switching times					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(V)}	Voltage delay time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 85 \text{ A}$	-	255	-	ns
t _{r(V)}	Voltage rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 16: "Test circuit	-	11	-	ns
t _{f(i)}	Current fall time	for inductive load switching and diode recovery times" and Figure 19: "Switching time waveform")	-	82	-	ns
t _{C(off)}	Crossing time		-	88	-	ns

Table 7: Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		138	А
I _{SDM} , ⁽¹⁾	Source-drain current (pulsed)		-		552	А
V _{SD} ⁽²⁾	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 138 A$	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 138 A,	-	568		ns
Qrr	Reverse recovery charge	di/dt = 100 A/µs, V _{DD} = 100 V (see <i>Figure</i>	-	14.5		μC
I _{RRM}	Reverse recovery current	16: "Test circuit for inductive load switching and diode recovery times")	-	51		A
t _{rr}	Reverse recovery time	I _{SD} = 138 A,	-	728		ns
Qrr	Reverse recovery chargedi/dt = 100 A/ μ s,V_DD = 100 V, T_i = 150 °C		-	24.5		μC
I _{RRM}	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	67		A


Notes:


 $\ensuremath{^{(1)}}\xspace\mathsf{Pulse}$ width is limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%














STY145N65M5

Electrical characteristics










The previous figure E_{on} includes reverse recovery of a SiC diode.



3 Test circuits







DocID023718 Rev 3




8/12

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 Max247 package information





Package information

Table 8: Max247 package mechanical data

STY145N65M5

Table 0. Max247 package mechanical data					
Dim.		mm			
Dim.	Min.	Тур.	Max.		
A	4.70	-	5.30		
A1	2.20	-	2.60		
b	1.00	-	1.40		
b1	2.00	-	2.40		
b2	3.00	-	3.40		
С	0.40	-	0.80		
D	19.70	-	20.30		
е	5.35	-	5.55		
E	15.30	-	15.90		
L	14.20	-	15.20		
L1	3.70	-	4.30		

10/12



5 Revision history

Table 9: Document revision history

Date	Revision	Changes	
25-Sep-2012	1	First release.	
17-Jan-2013	2	Modified: I _{AR} and E _{AS} values Modified: typical values on Table 5, 6 and 7	
13-Nov-2015	3	Updated title, features and description on cover page. Document status promoted from preliminary to production data. Modified: <i>Table 2: "Absolute maximum ratings"</i> and <i>Table 3: "Thermal data"</i> Updated: <i>Figure 4: "Output characteristics"</i> and <i>Figure 5: "Transfer characteristics"</i> Minor text changes.	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)