


# ESDA25P35-1U1M

## High power transient voltage suppressor

Datasheet - production data



#### **Features**

- Low clamping voltage
- Typical peak pulse power: 1400 W (8/20 μs)
- Stand-off voltage 22 V
- Unidirectional diode
- Low leakage current: 0.2 μA at 25 °C
- Complies with IEC 61000-4-2 level 4
  - ±30 kV (air discharge)
  - ±30 kV (contact discharge)

## **Applications**

Where transient overvoltage protection in ESD sensitive equipment is required, such as:


- Smartphones, mobile phones, tablets, portable multimedia
- USB V<sub>BUS</sub> protection
- Power supply protection
- Battery protection

#### **Description**

The ESDA25P35-1U1M is an unidirectional single line TVS diode designed to protect the power line against EOS and ESD transients.

The device is ideal for applications where high power TVS and board space saving are required.

Figure 1: Pin configuration



Characteristics ESDA25P35-1U1M

### 1 Characteristics

Table 1: Absolute maximum ratings (T<sub>amb</sub> = 25 °C)

Symbol	Parar	Value	Unit		
Vpp	Peak pulse voltage	IEC 61000-4-2: Contact discharge Air discharge	>30 >30	kV	
P <sub>PP</sub>	Peak pulse power	8/20µs	1400	W	
I <sub>PP</sub>	Peak pulse current	8/20µs	35	Α	
T <sub>stg</sub>	Storage junction temperature	-55 to +150	- °C		
Tj	Maximum operating junction	-55 to +150			

Figure 2: Electrical characteristics (definitions)





Table 2: Electrical characteristics (T<sub>amb</sub> = 25 °C)

Symbol	Test condition	Min.	Тур.	Max.	Unit
V <sub>BR</sub>	I <sub>R</sub> = 1 mA	23.3	24.6	25.8	V
V <sub>RM</sub>				22	V
I <sub>RM</sub>	V <sub>RM</sub> = 22 V			200	nA
R <sub>d</sub>	8/20 µs		0.45		Ω
VcL	I <sub>PP</sub> = 35 A; 8/20 μs		39	41	V
	I <sub>PP</sub> = 10 A; 8/20 μs		29	31	٧
VF	I <sub>F</sub> = 10 mA		0.75		V

ESDA25P35-1U1M Characteristics

## 1.1 Characteristics (curves)






Figure 5: Clamping voltage versus peak pulse current (max. value)

100.00

100.00

1.00

1.00

1.00

1.00

20.00

25.00


30.00


35.00

40.00

45.00

Figure 6: Leakage current versus junction temperature (typical value)  $I_{R}(nA)$ 35 VR = VRM = 22 V 30 reverse typical value 25 20 15 10 5  $T_{j}(^{\circ}C)$ 75 25 50 100 150





# 2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 2.1 QFN 1610 package information

Figure 9: QFN 1610 package outline






Table 3: QFN 1610 package mechanical data

	Dimensions						
Ref.		Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.51	0.55	0.60	0.0201	0.0217	0.0236	
A1		0.02	0.05		0.0008	0.0020	
b	0.75	0.80	0.85	0.0295	0.0315	0.0335	
D		1.60			0.0630		
Е		1.00			0.0394		
е		1.05			0.0413		
L	0.30	0.35	0.40	0.011	0.013	0.015	


4







Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.






DocID029556 Rev 2


5/9

# 3 Recommendation on PCB assembly

### 3.1 Stencil opening design

- 1. General recommendation on stencil opening design
  - a. Stencil opening dimensions: L (Length), W (Width), T (Thickness).
- 2. General design rule
  - a. Stencil thickness (T) = 75  $\sim$  125  $\mu$ m
  - b. Aspect ratio =  $\frac{W}{T} \ge 1.5$
  - c. Aspect area =  $\frac{L \times W}{2T(L+W)} \ge 0.66$
- 3. Reference design
  - a. Stencil opening thickness: 100 μm
  - b. Stencil opening for leads: Opening to footprint ratio is 90%.





### 3.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Solder paste with fine particles: powder particle size is 20-38 μm.

577

6/9 DocID029556 Rev 2

#### 3.3 **Placement**


- Manual positioning is not recommended.
- It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ±0.05 mm is recommended.
- 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is 6. recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

#### 3.4 PCB design preference

- To control the solder paste amount, the closed via is recommended instead of open vias.
- The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

#### 3.5 Reflow profile

Figure 17: ST ECOPACK® recommended soldering reflow profile for PCB mounting





Minimize air convection currents in the reflow oven to avoid component movement.




Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.



Ordering information ESDA25P35-1U1M

# 4 Ordering information

Figure 18: Ordering information scheme



**Table 4: Ordering information** 

Order code	Marking <sup>(1)</sup>	Package	Weight	Base qty.	Delivery mode
ESDA25P35-1U1M	Р	QFN 1610	2.4 mg	8000	Tape and reel

#### Notes:

# 5 Revision history

**Table 5: Document revision history** 

Date	Revision	Changes
28-Jul-2016	1	Initial release.
19-Jul-2017	2	Updated Table 3: "QFN 1610 package mechanical data"

 $<sup>^{(1)}</sup>$ The marking can be rotated by multiples of 90° to differentiate assembly location

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



# 单击下面可查看定价,库存,交付和生命周期等信息

# >>STMicro(意法半导体)