

STP5NK100Z, STF5NK100Z STW5NK100Z

N-channel 1000 V, 2.7 Ω, 3.5 A, TO-220, TO-220FP, TO-247 SuperMESH3™ Power MOSFET

Features

Туре	V _{DSS} (@T _{JMAX})	R _{DS(on)} max	I _D
STF5NK100Z	1000 V	< 3.7 Ω	3.5 A
STP5NK100Z	1000 V	< 3.7 Ω	3.5 A
STW5NK100Z	1000 V	< 3.7 Ω	3.5 A

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatibility

Applications

Switching application

Description

The new SuperMESH[™] series of Power MOSFETS is the result of further design improvements on ST's well-established stripbased PowerMESH[™] layout. In addition to significantly lower on-resistance, the device offers superior dv/dt capability to ensure optimal performance even in the most demanding applications. The SuperMESH[™] devices further complement an already broad range of innovative high voltage MOSFETs, which includes the revolutionary MDmesh[™] products.





Figure 1. Internal schematic diagram



Order code	Marking	Package	Packaging
STF5NK100Z	F5NK100Z	TO-220FP	Tube
STP5NK100Z	P5NK100Z	TO-220	Tube
STW5NK100Z	W5NK100Z	TO-247	Tube

Doc ID 10850 Rev 5

www.st.com

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuit
4	Package mechanical data 10
5	Revision history14



1 Electrical ratings

	2	Val		
Symbol	Parameter	TO-220, TO-247 TO-220FP		Unit
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	100	00	V
V _{GS}	Gate-source voltage ± 30		V	
I _D	Drain current (continuous) at $T_C = 25^{\circ}C$	3.5	3.5 ⁽¹⁾	A
I _D	Drain current (continuous) at $T_C=100^{\circ}C$	2.2	2.2 (1)	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	14	14 ⁽¹⁾	Α
P _{TOT}	Total dissipation at $T_{C} = 25^{\circ}C$	125	30	W
	Derating factor	1	0.24	W/°C
V _{ESD(G-S)}	Gate source ESD (HBM-C=100pF, R=1.5 kΩ)	400	00	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	4.	5	V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; Tc= 25°C)		2500	V
T _J T _{stg}	Operating junction temperature Storage temperature	-55 to 150		°C

1. Limited only by maximum temperature allowed

2. Pulse width limited by safe operating area

3. $I_{SD} \leq$ 3.5 A, di/dt \leq 200 A/µs, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX.}$

Table 3. Thermal data

Symbol	Parameter	Value		Unit
Symbol	Farameter	TO-220, TO-247	TO-220FP	Unit
R _{thj-case}	Thermal resistance junction-case max	1 4.2		°C/W
R _{thj-a}	Thermal resistance junction-ambient max	62.5		°C/W
т	Maximum lead temperature for soldering purpose	300		°C

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _{JMAX})	3.5	А
E _{AS}	Single pulse avalanche energy (starting T _j =25 °C, Id=Iar, Vdd=50 V)	250	mJ



2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	1000			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	$V_{DS} = Max rating,$ $V_{DS} = Max rating,$ Tc = 125 °C			1 50	μΑ μΑ
I _{GSS}	Gate body leakage current $(V_{GS} = 0)$	V _{GS} = ± 20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 1.75 A		2.7	3.7	Ω

Table 5. On/off states

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	$V_{DS} = 15 \text{ V}, I_{D} = 1.75 \text{ A}$	-	4		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =25 V, f=1 MHz, V _{GS} =0	-	1154 106 21.3		pF pF pF
C _{osseq} ⁽²⁾	Equivalent output capacitance	V_{GS} =0, V_{DS} =0 V to 800 V	-	46.8		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Off-voltage rise time Fall time	V _{DD} =500 V, I _D = 1.75 A, R _G =4.7 Ω, V _{GS} =10 V (see <i>Figure 21</i>)	-	22.5 7.7 51.5 19		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} =800 V, I _D = 3.5 A V _{GS} =10 V (see <i>Figure 22</i>)	-	42 7.3 21.7	59	nC nC nC

1. Pulsed: pulse duration=300 $\mu s,$ duty cycle 1.5%

2. $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



Table 7.	Source drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		3.5	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		14	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 3.5 A, V _{GS} =0	-		1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 3.5 A, di/dt = 100 A/μs, V _{DD} =30 V (see <i>Figure 23</i>)	-	605 3.09 10.5		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 3.5 A, di/dt = 100 A/μs, V _{DD} =35 V, T _j =150 °C (see <i>Figure 23</i>)	-	742 4.2 11.2		ns μC Α

Table 7.Source drain diode

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300 μ s, duty cycle 1.5%

Table 8.Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV_{GSO}	Gate-source breakdown voltage	lgs=± 1 mA (open drain)	30			V


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220FP Figure 3. Thermal impedance for TO-220FP








Figure 6. Safe operating area for TO-247




Figure 5. Thermal impedance for TO-220





Figure 7. Thermal impedance for TO-247



57

Figure 8. Output characteristics




Figure 10. Transconductance






Figure 12. Gate charge vs gate-source voltage Figure 13. Capacitance variations



57

Doc ID 10850 Rev 5

Figure 9.



Transfer characteristics

Figure 11. Static drain-source on resistance

Figure 14. Normalized gate threshold voltage Figure 15. Normalized on resistance vs vs temperature




Figure 16. Source-drain diode forward characteristics





Figure 18. Maximum avalanche energy vs temperature



temperature





Figure 17. Normalized BVdss vs temperature





3 Test circuits

Figure 19. Unclamped inductive load test circuit





Figure 21. Switching times test circuit for resistive load






Figure 22. Gate charge test circuit




Figure 23. Test circuit for inductive load switching and diode recovery times





Figure 20. Unclamped inductive waveform

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



Dim.	mm				
	Min.	Тур.	Max.		
A	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.5		
G	4.95		5.2		
G1	2.4		2.7		
н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		




Doc ID 10850 Rev 5

57

Package mechanical data


Dim	mm			inch		
	Min	Тур	Max	Min	Тур	Max
A	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
С	0.48		0.70	0.019		0.027
D	15.25		15.75	0.6		0.62
D1		1.27			0.050	
E	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.051
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
ØP	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116







	TO-247 Mechanical data				
Dim.	mm.				
	Min.	Тур	Max.		
А	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
Е	15.45		15.75		
е		5.45			
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
øР	3.55		3.65		
øR	4.50		5.50		
S		5.50			



57

5 Revision history

Table 9.Document revision history

Date	Revision	Changes
12-Oct-2004	1	First release
08-Sep-2005	2	Complete datasheet
16-Dec-2005	3	Inserted ecopack indication
16-Aug-2006	4	New template, no content change
15-May-2009	5	Modified: Section 2.1: Electrical characteristics (curves)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)