

LED2000

3 A monolithic step-down current source with synchronous rectification

Datasheet - **production data**

Features

- 3.0 V to 18 V operating input voltage range
- 850 kHz fixed switching frequency
- 100 mV typ. current sense voltage drop
- PWM dimming
- \pm 7% output current accuracy
- Synchronous rectification
- 95 mΩ HS / 69 mΩ LS typical R_{DS(on)}
- Peak current mode architecture
- Embedded compensation network
- Internal current limiting
- Ceramic output capacitor compliant
- Thermal shutdown

Applications

- High brightness LED driving
- Halogen bulb replacement
- General lighting
- **Signage**

Description

The LED2000 is an 850 kHz fixed switching frequency monolithic step-down DC-DC converter designed to operate as precise constant current source with an adjustable current capability up to 3 A DC. The embedded PWM dimming circuitry features LED brightness control. The regulated output current is set connecting a sensing resistor to the feedback pin. The embedded synchronous rectification and the 100 mV typical R_{SFNSF} voltage drop enhance the efficiency performance. The size of the overall application is minimized thanks to the high switching frequency and ceramic output capacitor compatibility. The device is fully protected against thermal overheating, overcurrent and output short-circuit. The LED2000 is available in VFQFPN 4 mm x 4 mm 8-lead, and standard SO8 package.

Figure 1. Typical application circuit

This is information on a product in full production.

www.st.com

Contents

List of tables

List of figures

1 Pin settings

1.1 Pin connection

1.2 Pin description

2 Maximum ratings

3 Thermal data

Table 3. Thermal data

1. Package mounted on demonstration board.

4 Electrical characteristics

 T_J = 25 °C, V_{CC} = 12 V, unless otherwise specified.

1. Specifications referred to T_J from -40 to +125 °C. Specifications in the -40 to +125 °C temperature range are assured by design, characterization and statistical correlation.

2. Guaranteed by design.

5 Functional description

The LED2000 device is based on a "peak current mode" architecture with fixed frequency control. As a consequence, the intersection between the error amplifier output and the sensed inductor current generates the control signal to drive the power switch.

The main internal blocks shown in the block diagram in *[Figure 3](#page-8-1)* are:

- High-side and low-side embedded power element for synchronous rectification
- A fully integrated sawtooth oscillator with a typical frequency of 850 kHz
- A transconductance error amplifier
- A high-side current sense amplifier to track the inductor current
- A pulse width modulator (PWM) comparator and the circuitry necessary to drive the internal power element
- The soft-start circuitry to decrease the inrush current at power-up
- The current limitation circuit based on the pulse-by-pulse current protection with frequency divider
- The dimming circuitry for output current PWM
- The thermal protection function circuitry.

Figure 3. LED2000 block diagram

5.1 Power supply and voltage reference

The internal regulator circuit consists of a startup circuit, an internal voltage pre-regulator, the BandGap voltage reference and the bias block that provides current to all the blocks. The starter supplies the startup current to the entire device when the input voltage goes high and the device is enabled. The pre-regulator block supplies the BandGap cell with a preregulated voltage that has a very low supply voltage noise sensitivity.

5.2 Voltage monitor

An internal block continuously senses the V_{CC} , V_{ref} and V_{ba} . If the monitored voltages are good, the regulator begins operating. There is also a hysteresis on the V_{CC} (UVLO).

5.3 Soft-start

The startup phase is implemented ramping the reference of the embedded error amplifier in 1 ms typ. time. It minimizes the inrush current and decreases the stress of the power components at power-up.

During normal operation a new soft-start cycle takes place in case of:

- Thermal shutdown event
- UVLO event.

The soft-start is disabled when DIM input goes high in order to maximize the dimming performance.

5.4 Error amplifier

The voltage error amplifier is the core of the loop regulation. It is a transconductance operational amplifier whose non-inverting input is connected to the internal voltage reference (100 mV), while the inverting input (FB) is connected to the output current sensing resistor.

The error amplifier is internally compensated to minimize the size of the final application.

<u>rable 5: Oncompensated error amplifier characteristics</u>			
Description	Value		
Transconductance	$250 \mu S$		
Low frequency gain	96 dB		
$\mathtt{C_C}$	195 pF		
$R_{\rm C}$	70 K Ω		

Table 5. Uncompensated error amplifier characteristics

The error amplifier output is compared with the inductor current sense information to perform PWM control.

5.5 Thermal shutdown

The shutdown block generates a signal that disables the power stage if the temperature of the chip goes higher than a fixed internal threshold (150 \pm 10 °C typical). The sensing element of the chip is close to the PDMOS area, ensuring fast and accurate temperature detection. A 15 °C typical hysteresis prevents the device from turning ON and OFF continuously during the protection operation.

6 Application notes

6.1 Closing the loop

Figure 5. Block diagram of the loop

6.2 GCO(s) control to output transfer function

The accurate control to output transfer function for a buck peak current mode converter can be written as:

Equation 1

$$
G_{CO}(s) = \frac{R_0}{R_i} \cdot \frac{1}{1 + \frac{R_0 \cdot T_{SW}}{L} \cdot [m_C \cdot (1 - D) - 0.5]} \cdot \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_p}\right)} \cdot F_H(s)
$$

where R_0 represents the load resistance, R_i the equivalent sensing resistor of the current sense circuitry, $\omega_{\rm p}$ the single pole introduced by the LC filter and $\omega_{\rm z}$ the zero given by the ESR of the output capacitor.

 $F_H(s)$ accounts for the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

Equation 2

$$
\omega_{Z} = \frac{1}{ESR \cdot C_{OUT}}
$$

Equation 3

$$
\omega_{\text{P}} = \frac{1}{R_{\text{LOAD}} \cdot C_{\text{OUT}}} + \frac{m_{C} \cdot (1 - D) - 0.5}{L \cdot C_{\text{OUT}} \cdot f_{\text{SW}}}
$$

where:

Equation 4

$$
\begin{cases}\nm_C = 1 + \frac{S_e}{S_n} \\
S_e = V_{pp} \cdot f_{SW} \\
S_n = \frac{V_{IN} - V_{OUT}}{L} \cdot R_i\n\end{cases}
$$

 S_n represents the slope of the sensed inductor current, S_e the slope of the external ramp (V_{PP} peak-to-peak amplitude) that implements the slope compensation to avoid subharmonic oscillations at duty cycle over 50%.

The sampling effect contribution $F_H(s)$ is:

Equation 5

$$
F_{H}(s) = \frac{1}{1 + \frac{s}{\omega_{n} \cdot \mathbf{Q}_{P}} + \frac{s^{2}}{\omega_{n}^{2}}}
$$

where:

Equation 6

$$
\omega_n = \pi \cdot f_{SW}
$$

and

Equation 7

$$
Q_p = \frac{1}{\pi \cdot [m_C \cdot (1 - D) - 0.5]}
$$

6.3 Error amplifier compensation network

The LED2000 device embeds (see *[Figure 6](#page-13-0)*) the error amplifier and a pre-defined compensation network which is effective in stabilizing the system in most application conditions.

DocID023432 Rev 7 13/41

Figure 6. Transconductance embedded error amplifier

 R_{C} and C_{C} introduce a pole and a zero in the open loop gain. C_{P} does not significantly affect system stability but it is useful to reduce the noise at the output of the error amplifier.

The transfer function of the error amplifier and its compensation network is:

Equation 8

$$
A_0(s) = \frac{A_{V0} \cdot (1 + s \cdot R_c \cdot C_c)}{s^2 \cdot R_0 \cdot (C_0 + C_p) \cdot R_c \cdot C_c + s \cdot (R_0 \cdot C_c + R_0 \cdot (C_0 + C_p) + R_c \cdot C_c) + 1}
$$

where $A_{vo} = G_m \cdot R_o$.

The poles of this transfer function are (if $C_C >> C_0 + C_P$):

Equation 9

$$
f_{P \, \text{LF}} = \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_c}
$$

Equation 10

$$
f_{PHF} = \frac{1}{2 \cdot \pi \cdot R_c \cdot (C_0 + C_p)}
$$

whereas the zero is defined as:

Equation 11

$$
F_Z = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_c}
$$

The embedded compensation network is $R_C = 70$ K, $C_C = 195$ pF while C_P and C_O can be considered as negligible. The error amplifier output resistance is 240 MΩ, so the relevant singularities are:

Equation 12

 $f_Z = 11, 6$ kHz $f_{P \, \text{LF}} = 3, 4$ Hz

6.4 LED small signal model

Once the system reaches the working condition, the LEDs composing the row are biased and their equivalent circuit can be considered as a resistor for frequencies << 1 MHz.

The LED manufacturer typically provides the equivalent dynamic resistance of the LED biased at different DC currents. This parameter is required to study the behavior of the system in the small signal analysis.

For instance, the equivalent dynamic resistance of the Luxeon III Star from Lumiled measured with different biasing current level is reported below:

Equation 13

If the LED datasheet does not report the equivalent resistor value, it can be simply derived as the tangent to the diode I-V characteristic in the present working point (see *[Figure 7](#page-15-0)*).

[Figure 8](#page-15-1) shows the equivalent circuit of the LED constant current generator.

Figure 8. Load equivalent circuit

As a consequence, the LED equivalent circuit gives the $\alpha_{LED}(s)$ term correlating the output voltage with the high impedance FB input:

Equation 14

$$
\alpha_{LED}(n_{LED}) = \frac{R_{SENSE}}{n_{LED} \cdot r_{LED} + R_{SENSE}}
$$

6.5 Total loop gain

In summary, the open loop gain can be expressed as:

Equation 15

 $G(s) = G_{CO}(s) \cdot A_0(s) \cdot \alpha_{LED}(n_{LED})$

Example 1

Design specification:

VIN = 12 V, VFW_LED = 3.5 V, nLED = 2, rLED = 1.1 Ω*, ILED = 700 mA, ILED RIPPLE = 2%*

The inductor and capacitor value are dimensioned in order to meet the $I_{\text{LFD RIPPI E}}$ *specification* (see *[Section 7.1.2](#page-21-3)* for output capacitor and inductor selection guidelines*):*

 $L = 10 \mu$ H, $C_{OUT} = 2.2 \mu$ F MLCC (negligible ESR)

Accordingly, with *[Section 7.1.1](#page-21-2)* the sensing resistor value is:

Equation 16

 $R_S = \frac{100 \text{ mV}}{700 \text{ mA}}$ \approx 140 m Ω

Equation 17

 $\alpha_{LED} (n_{LED}) = \frac{R_{SENSE}}{n_{LES} + R}$ $= \frac{H_{\text{SENSE}}}{n_{\text{LED}} \cdot r_{\text{LED}} + R_{\text{SENSE}}} = \frac{140 \text{ m}\Omega}{2 \cdot 1.1 \Omega + 140 \text{ m}}$ $=\frac{140 \text{ m}\Omega}{2 \cdot 1.1 \Omega + 140 \text{ m}\Omega} = 0.06$

The gain and phase margin Bode diagrams are plotted respectively in *[Figure 9](#page-17-0)* and *[Figure 10](#page-17-1)*.

The cut-off frequency and the phase margin are:

Equation 18

 $f_C = 100$ kHz pm = 47°

6.6 Dimming operation

The dimming input disables the switching activity, masking the PWM comparator output.

The inductor current dynamic when dimming input goes high depends on the designed system response. The best dimming performance is obtained maximizing the bandwidth and phase margin, when it is possible.

As a general rule, the output capacitor minimization improves the dimming performance.

Figure 11. Dimming operation example

In fact, when dimming enables the switching activity, a small capacitor value is fast charged with low inductor value. As a consequence, the LEDs current rising edge time is improved and the inductor current oscillation reduced. An oversized output capacitor value requires extra current for fast charge so generating certain inductor current oscillations

The switching activity is prevented as soon as the dimming signal goes low. Nevertheless, the LED current drops to zero only when the voltage stored in the output capacitor goes below a minimum voltage determined by the selected LEDs. As a consequence, a big capacitor value makes the LED current falling time worse than a smaller one.

The LED2000 embeds dedicated circuitry to improve LED current falling time.

As soon as the dimming input goes low, the low-side is kept enabled to discharge C_{OUT} until the LED current drops to 60% of the nominal current. A negative current limitation (-1 A typical) protects the device during this operation (see *[Figure 12](#page-19-1)*).

DocID023432 Rev 7 19/41

Figure 12. LED current falling edge operation

Dimming frequency vs. dimming depth

As seen in *[Section 6.6](#page-18-0)*, the LEDs current rising and falling edge time mainly depends on the system bandwidth (T_{RISE}) and the selected output capacitor value (T_{RISE} and T_{FALL}).

The dimming performance depends on the minimum current pulse shape specification of the final application. The ideal minimum current pulse has rectangular shape, however, it degenerates into a trapezoid or, at worst, into a triangle, depending on the ratio $(T_{RISE} + T_{FALL}) / T_{DIM}.$

Equation 19

The small signal response in *[Figure 11](#page-18-1)* and *[Figure 12](#page-19-1)* is considered as an example.

Equation 20

 $T_{\sf RISE}$ \cong 20µs)……
│ T_{FALL} ≅ 5μs

Assuming the minimum current pulse shape specification as:

Equation 21:

 $T_{RISE} + T_{FALL} = 0.5 \cdot T_{MIN\ PULEE} = 0.5 \cdot D_{MIN} \cdot T_{DIMING}$

it is possible to calculate the maximum dimming depth given the dimming frequency or vice versa.

For example, assuming a 1 kHz dimming frequency the maximum dimming depth is 5% or, given a 2% dimming depth, it follows a 200 Hz maximum f_{DIM} .

The LED2000 dimming performance is strictly dependent on the system small signal response. As a consequence, an optimized compensation (good phase margin and bandwidth maximized) and minimized C_{OUT} value are crucial for the best performance.

6.7 eDesignSuite software

The LED2000 device is supported by the eDesign software which can be viewed online at www.st.com.

The software easily supports the component sizing according to the technical information given in this datasheet (see *[Section 6](#page-11-0)* and *[Section 7](#page-21-0)*).

The end user is requested to fill in the requested information such as the input voltage range, the selected LED parameters and the number of LEDs composing the row.

DocID023432 Rev 7 21/41

The software calculates external components according to the internal database. It is also possible to define new components and ask the software to use them.

Bode plots, estimated efficiency and thermal performance are provided.

Finally, the user can save the design and print all the information including the bill of material of the board.

7 Application information

7.1 Component selection

7.1.1 Sensing resistor

In closed loop operation the LED2000 feedback pin voltage is 100 mV, so the sensing resistor calculation is expressed as:

Equation 22

$$
R_{\rm S} = \frac{100 \text{ mV}}{I_{\rm LED}}
$$

Since the main loop (see *[Section 6.1](#page-11-1)*) regulates the sensing resistor voltage drop, the average current is regulated into the LEDs. The integration period is at minimum 5 $*$ T_{SW} since the system bandwidth can be dimensioned up to $F_{SW}/5$ at maximum.

The system performs the output current regulation over a period which is at least five times longer than the switching frequency. The output current regulation neglects the ripple current contribution and its reliance on external parameters like input voltage and output voltage variations (line transient and LED forward voltage spread). This performance can not be achieved with simpler regulation loops such as a hysteretic control.

For the same reason, the switching frequency is constant over the application conditions, which helps to tune the EMI filtering and to quarantee the maximum LED current ripple specification in the application range. This performance can not be achieved using constant ON/OFF-time architecture.

7.1.2 Inductor and output capacitor selection

The output capacitor filters the inductor current ripple that, given the application condition, depends on the inductor value. As a consequence, the LED current ripple, that is the main specification for a switching current source, depends on the inductor and output capacitor selection.

Figure 15. Equivalent circuit

The LED ripple current can be calculated as the inductor ripple current ratio flowing into the output impedance using the Laplace transform (see *[Figure 11](#page-18-1)*):

Equation 23

$$
\Delta I_{\text{RIPPLE}}(s) = \frac{\frac{8}{\pi^2} \cdot \Delta I_{\text{L}} \cdot (1 + s \cdot \text{ESR} \cdot C_{\text{OUT}})}{1 + s \cdot (R_S + \text{ESR} + n_{\text{LED}} \cdot R_{\text{LED}}) \cdot C_{\text{OUT}}}
$$

where the term 8/ π^2 represents the main harmonic of the inductor current ripple (which has a triangular shape) and $\Delta \mathsf{l}_\mathsf{L}$ is the inductor current ripple.

Equation 24

$$
\Delta I_{L} = \frac{V_{OUT}}{L} \cdot T_{OFF} = \frac{n_{LED} \cdot V_{FW_LED} + 100 \text{mV}}{L} \cdot T_{OFF}
$$

so L value can be calculated as:

Equation 25

$$
L~=~\frac{n_{LED}\cdot V_{FW_LED}+100mV}{\Delta I_L}\cdot T_{OFF}~=~\frac{n_{LED}\cdot V_{FW_LED}+100mV}{\Delta I_L}\cdot \Big(1-\frac{n_{LED}\cdot V_{FW_LED}+100mV}{V_{IN}}\Big)
$$

where T_{OFF} is the OFF-time of the embedded high switch, given by 1-D.

As a consequence, the lower the inductor value (so the higher the current ripple), the higher the C_{OUT} value would be to meet the specification.

A general rule to dimension L value is:

Equation 26

$$
\frac{\Delta I_L}{I_{LED}} \leq 0.5
$$

Finally, the required output capacitor value can be calculated equalizing the LED current ripple specification with the module of the Fourier transformer (see *Equation 23*) calculated at F_{SW} frequency.

DocID023432 Rev 7 23/41

Equation 27

 $|\Delta I_{\text{RIPPLE}}(s=j \cdot \omega)| = \Delta I_{\text{RIPPLE}}$ SPEC

Example 2(see *Example 1*):

 V_{IN} = 12 V, I_{LED} = 700 mA, Δ_{LED}/I_{LED} = 2%, V_{FW} $_{LED}$ = 3.5 V, n_{LED} = 2.

A lower inductor value maximizes the inductor current slew rate for better dimming performance. *Equation 26* becomes:

Equation 28

$$
\frac{\Delta I_L}{I_{LED}} = 0.5
$$

which is satisfied selecting a10 μ H inductor value.

The output capacitor value must be dimensioned according to *Equation 27*.

Finally, given the selected inductor value, a 2.2μ F ceramic capacitor value keeps the LED current ripple ratio lower than the 2% of the nominal current. An output ceramic capacitor type (negligible ESR) is suggested to minimize the ripple contribution given a fixed capacitor value.

Manufacturer	Series	Inductor value (μH)	Saturation current (A)		
Würth Elektronik	WE-HCI 7040	1 to 4.7	20 to 7		
	WE-HCI 7050	4.9 to 10	20 to 4.0		
Coilcraft	XPL 7030	2.2 to 10	29 to 7.2		

Table 6. Inductor selection

7.1.3 Input capacitor

The input capacitor must be able to support the maximum input operating voltage and the maximum RMS input current.

Since step-down converters draw current from the input in pulses, the input current is squared and the height of each pulse is equal to the output current. The input capacitor must absorb all this switching current, whose RMS value can be up to the load current divided by two (worst case, with duty cycle of 50%). For this reason, the quality of these capacitors must be very high to minimize the power dissipation generated by the internal ESR, thereby improving system reliability and efficiency. The critical parameter is usually the RMS current rating, which must be higher than the RMS current flowing through the capacitor. The maximum RMS input current (flowing through the input capacitor) is:

Equation 29

$$
I_{RMS} = I_O \cdot \sqrt{D - \frac{2 \cdot D^2}{\eta} + \frac{D^2}{\eta^2}}
$$

where η is the expected system efficiency, D is the duty cycle and I_O is the output DC current. Considering $\eta = 1$ this function reaches its maximum value at $D = 0.5$ and the equivalent RMS current is equal to I_{Ω} divided by 2. The maximum and minimum duty cycles are:

Equation 30

$$
D_{MAX} = \frac{V_{OUT} + V_F}{V_{INMIN} - V_{SW}}
$$

and

Equation 31

$$
D_{MIN} = \frac{V_{OUT} + V_F}{V_{INMAX} - V_{SW}}
$$

where V_{F} is the free-wheeling diode forward voltage and V_{SW} the voltage drop across the internal PDMOS. Considering the range D_{MIN} to D_{MAX} , it is possible to determine the max. I_{RMS} going through the input capacitor. Capacitors that can be considered are:

Electrolytic capacitors:

These are widely used due to their low price and their availability in a wide range of RMS current ratings.

The only drawback is that, considering ripple current rating requirements, they are physically larger than other capacitors.

Ceramic capacitors:

If available for the required value and voltage rating, these capacitors usually have a higher RMS current rating for a given physical dimension (due to very low ESR).

The drawback is the considerably high cost.

Tantalum capacitors:

Small tantalum capacitors with very low ESR are becoming more widely available. However, they can occasionally burn if subjected to very high current during charge.

Therefore, it is suggested to avoid this type of capacitor for the input filter of the device as they may be stressed by a high surge current when connected to the power supply.

Manufacturer	Series	Capacitor value (µC)	Rated voltage (V)
TAIYO YUDEN	UMK325BJ106MM-T	10	50
MURATA	GRM42-2 X7R 475K 50		50

Table 7. List of ceramic capacitors for the LED2000

If the selected capacitor is ceramic (so neglecting the ESR contribution), the input voltage ripple can be calculated as:

Equation 32

$$
V_{IN\,PP} = \frac{I_O}{C_{IN} \cdot f_{SW}} \cdot \left[\left(1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]
$$

DocID023432 Rev 7 25/41

7.2 Layout considerations

The layout of switching DC-DC converters is very important to minimize noise and interference. Power-generating portions of the layout are the main cause of noise and so high switching current loop areas should be kept as small as possible and lead lengths as short as possible.

High impedance paths (in particular the feedback connections) are susceptible to interference, so they should be as far as possible from the high current paths. A layout example is provided in *[Figure 16](#page-26-1)*.

The input and output loops are minimized to avoid radiation and high frequency resonance problems. The feedback pin to the sensing resistor path must be designed as short as possible to avoid pick-up noise. Another important issue is the ground plane of the board. As the package has an exposed pad, it is very important to connect it to an extended ground plane in order to reduce the thermal resistance junction-to-ambient.

The input capacitor connected to VINSW must be placed as close as possible to the device, to avoid spikes on VINSW due to the stray inductance and the pulsed input current.

In order to prevent dynamic unbalance between VINSW and VINA, the trace connecting the VINA pin to the input must be derived from VINSW and design local ceramic bypass capacitor (1 µF) as close as possible to the VINA pin.

To increase the design noise immunity, different signal and power ground should be implemented in the layout (see *[Section 7.5: Application circuit](#page-30-0)*). The signal ground serves the small signal components, the device analog ground pin, the exposed pad and a small filtering capacitor connected to the V_{INA} pin. The power ground serves the device ground pin and the input filter. The different grounds are connected underneath the output capacitor. Neglecting the current ripple contribution, the current flowing through this component is constant during the switching activity and so this is the cleanest ground point of the buck application circuit.

Figure 16. Layout example

7.3 Thermal considerations

The dissipated power of the device is tied to three different sources:

Conduction losses due to the R_{DSON} , which are equal to:

Equation 33

 $P_{ON} = R_{RDSON_HS} \cdot (I_{OUT})^2 \cdot D$ $P_{OFF} = R_{RDSON_LS} \cdot (I_{OUT})^2 \cdot (1 - D)$

where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between V_{OUT} ($n_{\text{LED}} * V_{\text{LED}} + 100$ mV) and V_{IN} , but in practice it is substantially higher than this value to compensate for the losses in the overall application. For this reason, the conduction losses related to the R_{DSON} increase compared to an ideal case.

• Switching losses due to turn-ON and turn-OFF. These are derived using the following equation:

Equation 34

$$
\mathsf{P}_{\mathsf{SW}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{OUT}} \cdot \frac{(\mathsf{T}_{\mathsf{RISE}} + \mathsf{T}_{\mathsf{FALL}})}{2} \cdot \mathsf{F}_{\mathsf{SW}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{OUT}} \cdot \mathsf{T}_{\mathsf{SW_EQ}} \cdot \mathsf{F}_{\mathsf{SW}}
$$

where T_{RISE} and T_{FALL} represent the switching times of the power element that cause the switching losses when driving an inductive load (see *[Figure 17](#page-27-0)*). T_{SW} is the equivalent switching time.

DocID023432 Rev 7 27/41

Quiescent current losses.

Equation 35

$$
P_Q = V_{IN} \cdot I_Q
$$

Example 3(see *Example 1*):

VIN = 12 V, VFW_LED = 3.5 V, nLED = 2, ILED = 700 mA The typical output voltage is:

Equation 36

 $V_{OUT} = n_{LED} \cdot V_{FW_LED} + V_{FB} = 7.1V$

R_{DSON} H_S has a typical value of 95 mΩ and R_{DSON} L_S is 69 mΩ at 25 °C.

For the calculation we can estimate R_{DSON_HS} = 140 mΩ and R_{DSON_LS} = 100 mΩ as a consequence of ${\sf T}_{\sf J}$ increase during the operation.

 T_{SWEQ} is approximately 12 ns.

 I_Q has a typical value of 1.5 mA at V_{IN} = 12 V.

The overall losses are:

Equation 37

 $P_{TOT} = R_{DSON_HS} \cdot (I_{OUT})^2 \cdot D + R_{DSON_LS} \cdot (I_{OUT})^2 \cdot (1 - D) + V_{IN} \cdot I_{OUT} \cdot f_{SW} \cdot T_{SW} + V_{IN} \cdot I_{Q}$

Equation 38

$$
P_{TOT}~=~0.14 \cdot 0.7^2 \cdot 0.6 + 0.1 \cdot 0.7^2 \cdot 0.4 + 12 \cdot 0.7 \cdot 12 \cdot 10^{-9} \cdot 850 \cdot 10^3 + 12 \cdot 1.5 \cdot 10^{-3} \cong 205 mW
$$

The junction temperature of the device is:

Equation 39

 $T_J = T_A + Rth_{J-A} \cdot P_{TOT}$

where T_A is the ambient temperature and Rth_{J-A} is the thermal resistance junction-toambient. The junction-to-ambient (Rth_{1-A}) thermal resistance of the device assembled in the HSO8 package and mounted on the board is about 40 °C/W.

Assuming the ambient temperature is around 40 °C, the estimated junction temperature is:

$$
T_J~=~60\pm0.205\cdot40\cong68^{\circ}C
$$

7.4 Short-circuit protection

In overcurrent protection mode, when the peak current reaches the current limit threshold, the device disables the power element and it is able to reduce the conduction time down to the minimum value (approximately 100 nsec typical) to keep the inductor current limited. This is the pulse-by-pulse current limitation to implement the constant current protection feature.

In overcurrent condition, the duty cycle is strongly reduced and, in most applications, this is enough to limit the switch current to the current threshold.

The inductor current ripple during ON and OFF phases can be written as:

• ON phase

Equation 40

$$
\Delta I_{\text{L TON}} = \frac{V_{\text{IN}} - V_{\text{OUT}} - (\text{DCR}_{\text{L}} + R_{\text{DSON HS}}) \cdot I}{L} (T_{\text{ON}})
$$

OFF phase

Equation 41

$$
\Delta I_{\text{L TON}} = \frac{-(V_{\text{OUT}} + (\text{DCR}_{\text{L}} + R_{\text{DSON LS}}) \cdot I)}{L} (T_{\text{OFF}})
$$

where $\mathsf{DCR}_{\mathsf{L}}$ is the series resistance of the inductor.

The pulse-by-pulse current limitation is effective to implement constant current protection when:

Equation 42

 ΔI_{L} TON $= |\Delta I_{\text{L}}|$ TOFF

From *Equation 40* and *Equation 41* it can be seen that the implementation of the constant current protection becomes more critical the lower the V_{OUT} and the higher the V_{IN} .

In fact, in short-circuit condition the voltage applied to the inductor during the OFF-time becomes equal to the voltage drop across parasitic components (typically the DCR of the inductor and the R_{DSON} of the low-side switch) since VOUT is negligible, while during T_{ON} the voltage applied at the inductor is maximized and is approximately equal to V_{IN} .

In general, the worst case scenario is heavy short-circuit at the output with maximum input voltage. *Equation 40* and *Equation 41* in overcurrent conditions can be simplified to:

Equation 43

 ΔI_{L} TON = $\frac{V_{\text{IN}} - (\text{DCR}_{\text{L}} + \text{R}_{\text{DSON HS}}) \cdot 1}{I}$ $\frac{V_{1N}-(DCR_L+R_{DSONHS})\cdot I}{L}(T_{ONMIN}) \cong \frac{V_{1N}}{L}$ $=\frac{V_{\text{IN}}(B \cup C)}{L}(T_{\text{ON MIN}}) \cong \frac{V_{\text{IN}}}{L}(90 \text{ns})$

considering T_{ON} which has already been reduced to its minimum.

Equation 44

$$
\Delta I_{L\;TOFF} = \frac{-(DCR_L+R_{DSON\;LS})\cdot I}{L}(T_{SW}-90ns) \cong \frac{-(DCR_L+R_{DSON\;LS})\cdot I}{L}(1.18\mu s)
$$

where T_{SW} = 1/ F_{SW} and considering the nominal F_{SW} .

At higher input voltage ΔI_L _{TON} may be higher than ΔI_L _{TOFF} and so the inductor current can escalate. As a consequence, the system typically meets *Equation 42* at a current level higher than the nominal value thanks to the increased voltage drop across stray components. In most of the application conditions the pulse-by-pulse current limitation is effective to limit the inductor current. Whenever the current escalates, a second level current protection called "Hiccup mode" is enabled. Hiccup protection offers an additional protection against heavy short-circuit conditions at very high input voltage even considering the spread of the minimum conduction time of the power element. If the hiccup current level (6.2 A typical) is triggered, the switching activity is prevented for 12 cycles.

[Figure 18](#page-30-2) shows the operation of the constant current protection when a short-circuit is applied at the output at the maximum input voltage.

ST

7.5 Application circuit

Table 8. Component list

Figure 20. PCB layout (component side) VFQFPN package

Figure 21. PCB layout (bottom side) VFQFPN package

Figure 22. PCB layout (component side) SO8 package

It is strongly recommended that the input capacitors are to be put as close as possible to the pins, see C1 and C2.

DocID023432 Rev 7 33/41

8 Typical characteristics

Figure 26. Dimming operation Figure 27. LED current rising edge

Figure 30. Efficiency vs. IOUT (VIN 32 V) Figure 31. Thermal shutdown protection

9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 9. VFQFPN8 (4 x 4 x 1.08 mm) mechanical data

Table 10. SO8 mechanical data

10 Ordering information

11 Revision history

Table 12. Document revision history

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

DocID023432 Rev 7 41/41

单击下面可查看定价,库存,交付和生命周期等信息

[>>STMicro\(意法半导体\)](https://www.oneyac.com/brand/1123.html)