


Datasheet - production data

P-channel -60 V, 0.13 Ω typ., -3 A STripFET[™] F6 Power MOSFET in a SOT-223 package

4 2 3 SOT-223

Figure 1: Internal schematic diagram



Features

Order code	VDS	R _{DS(on)} max.	ID
STN3P6F6	-60 V	0.16 Ω	-3 A

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

• Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFETTM F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low R_{DS(on)} in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STN3P6F6	3P6F6	SOT-223	Tape and reel

DocID023758 Rev 5

www.st.com

This is information on a product in full production.

Contents

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	9
4	Packag	e information	10
5	Revisio	on history	12



1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	-60	V
V _{GS}	Gate-source voltage	± 20	V
lD	Drain current (continuous) at T _{pcb} = 25 °C	-3	А
ID	Drain current (continuous) at T _{pcb} = 100 °C	-2	А
Idm	Drain current (pulsed)	-12	А
Ртот ⁽¹⁾	Total dissipation at $T_{pcb} = 25 \text{ °C}$	2.6	W
Tj	T _j Operating junction temperature range		°C
T _{stg}	Storage temperature range	- 55 to 175	°C

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width is limited by safe operating area

Table 3:	Thermal	data
----------	---------	------

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	57	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1 inch², 2 Oz Cu, t<10 s



2 **Electrical characteristics**

(T_C= 25 °C unless otherwise specified)

Table 4: On/off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage(V _{GS} = 0)	I _D = -250 μA	-60			V
I	Zero gate voltage Drain current	V _{DS} = -60 V			-1	μΑ
IDSS	(V _{GS} = 0)	$V_{DS} = -60 \text{ V}, \text{ T}_{C} = 125 \text{ °C}^{(1)}$			-10	μA
Igss	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$	-2		-4	V
RDS(on)	Static drain-source on- resistance	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -1.5 \text{ A}$		0.13	0.16	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	340	-	pF
Coss	Output capacitance	V _{DS} = -48 V, f = 1 MHz, V _{GS} = 0		40	-	pF
Crss	Reverse transfer capacitance	103 - 0	-	20	-	pF
Qg	Total gate charge $V_{DD} = -48 \text{ V}, \text{ I}_D = -3 \text{ A},$		-	6.4	-	nC
Q _{gs}	Gate-source charge	$V_{GS} = -10 V$	-	1.7	-	nC
Q _{gd}	ImageImageImageImage(see Figure 14: "Gate charge test circuit")		-	1.7	-	nC

Table 5: Dynamic

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = -48 \text{ V}, \text{ I}_{D} = -1.5 \text{ A},$	-	6.4	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = -10 V$	-	5.3	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Switching times test circuit for	-	14	-	ns
t _f	Fall time	resistive load")	-	3.7	-	ns



4/13

Electrical characteristics

_	Table 7: Source drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		-3	Α	
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		-12	Α	
Vsd ⁽²⁾	Forward on voltage	$I_{SD} = -3 \text{ A}, V_{GS} = 0$	-		-1.1	V	
trr	Reverse recovery time	I _{SD} = -5 A,	-	20		ns	
Qrr	Reverse recovery charge	di/dt = 100 A/µs, V _{DD} = - 16 V,T _i = 150 °C	-	17.8		nC	
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	-1.8		A	

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.


 $^{(2)}\text{Pulse}$ duration = 300 $\mu\text{s},$ duty cycle 1.5%




2.1 Electrical characteristics (curves)




For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed .







Electrical characteristics




57

DocID023758 Rev 5

7/13


Electrical characteristics


STN3P6F6





3 Test circuits







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.





Figure 16: SOT-223 package outline



57

Package information

Table 8: SOT-223 package mechanical data			
5		mm	
Dim.	Min.	Тур.	Max.
A			1.8
A1	0.02		0.1
В	0.6	0.7	0.85
B1	2.9	3	3.15
с	0.24	0.26	0.35
D	6.3	6.5	6.7
е		2.3	
e1		4.6	
E	3.3	3.5	3.7
Н	6.7	7.0	7.3
V			10°



Downloaded From Oneyac.com

5 Revision history

 Table 9: Document revision history

Date	Revision	Changes
31-Oct-2012	1	First release.
09-Nov-2012	2	Modified: note 1 in Table 3
16-Jan-2013	3	Document status promoted from preliminary data to production data
14-Mar-2013	4	Modified: Figure 1, 3, Ciss, Coss, Crss typical values in Table 5
07-Oct-2016	5	Updated title, features and description in cover page. Updated silhouette and <i>Figure 1: "Internal schematic diagram"</i> . Updated <i>Figure 16: "SOT-223 package outline"</i> . Minor text changes.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)