



Automotive-grade N-channel 950 V, 0.280 Ω typ., 17.5 A MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот
STW22N95K5	950 V	0.330 Ω	17.5 A	250 W



- AEC-Q101 qualified
- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STW22N95K5	22N95K5	TO-247	Tube

January 2017 DocID025115 Rev 4

1/13

Contents STW22N95K5

Contents

1	l Electrical ratings				
2	Electric	cal characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	·cuits	9		
4	Packag	e information	10		
	4.1	TO-247 package information	10		
5	Revisio	n history	12		



STW22N95K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _G s	Gate-source voltage	±30	V	
I_{D}	Drain current (continuous) at T _C = 25 °C	17.5	Α	
I _D	Drain current (continuous) at T _C = 100 °C	11	Α	
I _D ⁽¹⁾	Drain current (pulsed)	70	Α	
P _{TOT}	Total dissipation at T _C = 25 °C	250	W	
ESD	Gate-source human body model (R= 1.5 kΩ, C = 100 pF)	2	kV	
dv/dt (2)	Peak diode recovery voltage slope	4.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns	
T _j	T _j Operating junction temperature range		°C	
T _{stg}	Storage temperature range	-55 to 150	°C	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR} Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax.})		6	А
Eas	Single pulse avalanche energy (starting T _i = 25 °C.		mJ

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}I_{SD} \le 17.5 \text{ A, di/dt} \le 100 \text{ A/}\mu\text{s; } V_{DS} \text{ peak} \le V_{(BR)DSS}$

 $^{^{(3)}}V_{DS} \le 760 \text{ V}$

Electrical characteristics STW22N95K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	950			V
		V _{GS} = 0 V, V _{DS} = 950 V			1	μΑ
I _{DSS}	Zero-gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 950 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 9 \text{ A}$		0.280	0.330	Ω

Notes:

Table 6: Dynamic

rabio o. Dynamio						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	1550	ı	pF
C_{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	140	-	pF
Crss	Reverse transfer capacitance	V G G — V V	-	1	-	pF
C _{o(er)} ⁽¹⁾	Equivalent capacitance energy related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to}$	-	65	-	pF
C _{o(tr)} ⁽²⁾	Equivalent capacitance time related	760 V		178	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	-	3.5	-	Ω
Qg	Total gate charge	V _{DD} = 760 V,	-	48	-	nC
Q_{gs}	Gate-source charge	I _D = 17.5 A	-	9	-	nC
Q_gd	Gate-drain charge	V _{GS} = 10 V (see Figure 16: "Test circuit for gate charge behavior")	-	32.5	-	nC

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}$ Co_(er) is a constant capacitance value that gives the same stored energy as Coss while VDs is rising from 0 to 80% VDss.

 $^{^{(2)}}$ Co(tr) is a constant capacitance value that gives the same charging time as Coss while Vps is rising from 0 to 80% Vpss.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 475 V, I_{D} = 9 A, R_{G} = 4.7 Ω	-	18	-	ns
tr	Rise time	V _{GS} = 10 V	-	9	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 15: "Test circuit for resistive load switching times" and Figure 20: "Switching time waveform")	1	65	1	ns
tf	Fall time	,	-	18	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		17.5	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		70	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 17.5 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 17.5 A, di/dt = 100 A/μs,	-	513		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 17: "Test circuit for	-	12		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	46		А
t _{rr}	Reverse recovery time	$I_{SD} = 17.5 \text{ A}$, di/dt = 100 A/ μ s $V_{DD} = 60 \text{ V}$, $T_{i} = 150 \text{ °C}$ (see Figure 17: "Test circuit for	-	670		ns
Q _{rr}	Reverse recovery charge		-	15		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	44		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	ı	ı	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics (A) Vgs=11 V 9 V 40 35 30 8 V 25 20 15 7 V 10 6 V 10 15 20 Vos(V)







6/13 DocID025115 Rev 4








Figure 9: Output capacitance stored energy 24 22 20 18 16 14 12 10 8 6 4 2 0 200 400 600 800 V_{DS}(V)

Figure 10: Normalized gate threshold voltage vs temperature AM11192v2 VGS(th) (norm 1.2 ID= 100 μA 1.1 1.0 0.9 8.0 0.7 0.6 0.5 0.4 0.3 100 150 TJ(°C)









STW22N95K5 Test circuits

3 Test circuits

Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior


Vos Le CONST 100 Ω D.U.T.


2200 PF A7 KΩ

AM01469v10

Figure 17: Test circuit for inductive load switching and diode recovery times









DocID025115 Rev 4

9/13

Package information STW22N95K5

Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

TO-247 package information 4.1

HEAT-SINK PLANE øΡ S øR Ľ2 *b1 b2* BACK VIEW A1. 0075325_8

Figure 21: TO-247 package outline

57

Table 10: TO-247 package mechanical data

Dim.		mm				
	Min.	Тур.	Max.			
А	4.85		5.15			
A1	2.20		2.60			
b	1.0		1.40			
b1	2.0		2.40			
b2	3.0		3.40			
С	0.40		0.80			
D	19.85		20.15			
Е	15.45		15.75			
е	5.30	5.45	5.60			
L	14.20		14.80			
L1	3.70		4.30			
L2		18.50				
ØP	3.55		3.65			
ØR	4.50		5.50			
S	5.30	5.50	5.70			



Revision history STW22N95K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
17-Oct-2013	1	First release.
19-Dec-2013	2	Datasheet promoted from preliminary to production data Modified: title and Features Minor text changes
20-Mar-2014	3	 Modified: note 3 in Table 2 Modified: Q_{gs} and Q_{gd} typical values in <i>Table 5</i> Modified: typical values in <i>Table 6</i> and 7 Updated: <i>Figure 6</i> Minor text changes
11-Jan-2017	4	Updated title, features and description in cover page. Minor text changes in Section 1: "Electrical ratings" and Section 2: "Electrical characteristics". Changed Figure 7: "Static drain-source on-resistance".

12/13 DocID025115 Rev 4

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)