


## Octal channel high-side driver



## Features

- $V_{CC}/2$  compatible input
- Junction overtemperature protection
- Case overtemperature protection for thermal independence of the channels
- Current limitation
- Short-circuit load protection
- Undervoltage shutdown
- Protection against loss of ground
- Very low standby current
- Compliance to 61000-4-4 IEC test up to 4 kV


## Description

The VN808-E and VN808-32-E are monolithic devices, realized in STMicroelectronics VIPower M0-3 technology, intended to drive any kind of load with one side connected to ground. Active current limitation combined with thermal shutdown and automatic restart, protect the device against overload. In overload conditions, the channel turns OFF and ON again automatically in order to maintain the junction temperature between  $T_{JSD}$  and  $T_R$ . If this condition causes case temperature reach  $T_{CSD}$ , overloaded channels are turned OFF and restart only when case temperature decreases down to  $T_{CR}$ . Non-overloaded channels continue to operate normally. The device automatically turns OFF in case of ground pin disconnection. This device is especially suitable for industrial applications conform to IEC 61131.

Product status link			
VN808-E			
VN808-32-E			
Product label			
			
Type	$R_{DS(on)}^{(1)}$	$I_{OUT}$	$V_{CC}$
VN808-E	150 m $\Omega$	0.7 A	45 V
VN808-32-E	150 m $\Omega$	1 A	45 V

1. Per channel

Figure 1. Internal schematic



# 1 Maximum ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Max.	Unit
V <sub>CC</sub>	DC Supply Voltage	45	V
-I <sub>GND</sub>	DC Ground Reverse Current	250	mA
	TRAN ground reverse current (pulse duration < 1 ms)	6	A
I <sub>OUT</sub>	DC Output Current	Internally limited	A
-I <sub>OUT</sub>	Reverse DC Output Current	2	A
I <sub>IN</sub>	DC Input Current	±10	mA
V <sub>IN</sub>	Input Voltage Range	-3/+V <sub>CC</sub>	V
V <sub>ESD</sub>	Electrostatic discharge (R = 1.5K Ω; C = 100pF)	2000	V
P <sub>TOT</sub>	Power dissipation at T <sub>c</sub> = 25°C	96	W
EAS	Single pulse Avalanche Energy per channel, all channels driven simultaneously (T <sub>amb</sub> = 125 °C, I <sub>OUT</sub> = 0.6 A per channel)	1.15	J
T <sub>J</sub>	Junction Operating Temperature	Internally limited	°C
T <sub>c</sub>	Case Operating Temperature	Internally limited	°C
T <sub>STG</sub>	Storage Temperature	-40 to 150	°C

**Table 2. Thermal data**

Symbol	Parameter	Max. Value	Unit
R <sub>th(JC)</sub>	Thermal Resistance, Junction-to-case	1.3	°C/W
R <sub>th(JA)</sub>	Thermal Resistance, Junction-to-ambient <sup>(1)</sup>	50	

1. When mounted on FR4 printed circuit board with 0.5 cm<sup>2</sup> of copper area (at least 35 μm thick) connected to all TAB pins.

## 2 Electrical characteristics

10.5 V < V<sub>CC</sub> < 32 V; - 40 °C < T<sub>J</sub> < 125 °C; unless otherwise specified.

**Table 3. Power Section**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		10.5		45	V
V <sub>USD</sub>	V <sub>CC</sub> under-voltage turn-off threshold		7		10.5	V
R <sub>ON</sub>	On-state resistance	I <sub>OUT</sub> = 0.5A; T <sub>J</sub> = 25°C I <sub>OUT</sub> = 0.5A; T <sub>J</sub> = 125°C		150	185 280	mΩ
I <sub>S</sub>	Supply current	OFF-state V <sub>CC</sub> = 24 V; T <sub>CASE</sub> = 25 °C ON-state (all channels ON) V <sub>CC</sub> = 24 V; T <sub>CASE</sub> = 100 °C			150 12	μA mA
I <sub>LGND</sub>	Output current at turn-off	V <sub>CC</sub> = V <sub>STAT</sub> = V <sub>IN</sub> = V <sub>GND</sub> = 24 V; V <sub>OUT</sub> = 0 V			1	mA
I <sub>L(OFF)</sub>	OFF-state output current	V <sub>IN</sub> = V <sub>OUT</sub> = 0 V	0		5	μA
V <sub>OUT(OFF)</sub>	OFF-state output voltage	V <sub>IN</sub> = 0 V; I <sub>OUT</sub> = 0 A			3	V
t <sub>d(VCCON)</sub>	Power-on delay time from VCC rising edge	See Figure 7		1		ms

**Table 4. Switching (V<sub>CC</sub> = 24V)**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
t <sub>ON</sub>	Turn-ON time	R <sub>L</sub> = 48 Ω from 80% V <sub>OUT</sub> (see Figure 6)		50	100	μs
t <sub>OFF</sub>	Turn-OFF time	R <sub>L</sub> = 48 Ω to 10% V <sub>OUT</sub> (see Figure 6)		75	150	μs
dV <sub>OUT</sub> /dt <sub>(ON)</sub>	Turn-ON voltage slope	R <sub>L</sub> = 48 Ω from V <sub>OUT</sub> = 2.4 V to V <sub>OUT</sub> = 19.2 V (see Figure 6)		0.7		V/μs
dV <sub>OUT</sub> /dt <sub>(OFF)</sub>	Turn-OFF voltage slope	R <sub>L</sub> = 48 Ω from V <sub>OUT</sub> = 21.6 V to V <sub>OUT</sub> = 2.4 V (see Figure 6)		1.5		V/μs

**Table 5. Input pins**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V <sub>INL</sub>	Input low level				V <sub>CC</sub> /2 -1	V
I <sub>INL</sub>	Low level input current	V <sub>IN</sub> = V <sub>CC</sub> /2 -1 V	80		650	μA

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V <sub>INH</sub>	Input high level		V <sub>CC</sub> /2 +1			V
I <sub>INH</sub>	High level input current	V <sub>IN</sub> = V <sub>CC</sub> /2 +1 V		150	260	μA
V <sub>IN(HYST)</sub>	Input hysteresis voltage			0.6		V
I <sub>INL</sub>	Low level input current	V <sub>IN</sub> = V <sub>CC</sub> =32 V			300	μA

**Table 6. Protections**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
T <sub>CSD</sub>	Case shut-down temperature		125	130	135	°C
T <sub>CR</sub>	Case reset temperature		110			°C
T <sub>CHYST</sub>	Case thermal hysteresis		7	15		°C
T <sub>JSD</sub>	Junction shutdown temperature		150	175	200	°C
T <sub>R</sub>	Junction reset temperature		135			°C
T <sub>HYST</sub>	Junction thermal hysteresis		7	15		°C
I <sub>PEAK</sub>	Maximum DC output current before limitation	V <sub>CC</sub> = 24 V; R <sub>LOAD</sub> = 10 mΩ	1.1		2.6	A
I <sub>LIM</sub>	DC short circuit current limitation per channel	V <sub>CC</sub> = 24 V; R <sub>LOAD</sub> = 10 mΩ	0.7 <sup>(1)</sup> 1 <sup>(2)</sup>		1.7	A
V <sub>DEMAG</sub>	Turn-OFF output clamp voltage	I <sub>OUT</sub> = 0.5A; L = 6 mH	V <sub>CC</sub> -57	V <sub>CC</sub> -52	V <sub>CC</sub> -47	V


1. VN808-E

2. VN808-32-E

**Table 7. Status Pin**

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
I <sub>HSTAT</sub>	STATUS pin high level current	V <sub>CC</sub> = 18 to 32 V; R <sub>STAT</sub> =1kΩ (Fault condition)	2	3	4	mA
I <sub>LSTAT</sub>	STATUS pin leakage current	Normal operation; V <sub>CC</sub> = 32V			0.1	μA
V <sub>CLSTAT</sub>	STATUS pin clamp voltage	I <sub>STAT</sub> = 1mA I <sub>STAT</sub> = -1mA	6.0	6.8 -0.7	8.0	V

### 3 Pin connections

**Figure 2. Connection diagram (top view)**

**Table 8. Pin functions**

Pin	Symbol	Description
1	VCC	Positive power supply voltage
2	N.C.	Not Connected
3	N.C.	Not Connected
4	N.C.	Not Connected
5	N.C.	Not Connected
6	IN1	Channel 1 input
7	IN2	Channel 2 input
8	IN3	Channel 3 input
9	IN4	Channel 4 input
10	IN5	Channel 5 input
11	IN6	Channel 6 input
12	IN7	Channel 7 input
13	IN8	Channel 8 input
14	N.C.	Not Connected
15	N.C.	Not Connected

Pin	Symbol	Description
16	N.C.	Not Connected
17	N.C.	Not Connected
18	N.C.	Not Connected
19	GND	Output power ground
20	STATUS	Common open source diagnostic for over-temperature
21	OUT8	Channel 8 power output
22		
23	OUT7	Channel 7 power output
24		
25	OUT6	Channel 6 power output
26		
27	OUT5	Channel 5 power output
28		
29	OUT4	Channel 4 power output
30		
31	OUT3	Channel 3 power output
32		
33	OUT2	Channel 2 power output
34		
35	OUT1	Channel 1 power output
36		
TAB	VCC	Exposed tab internally connected to Vcc, positive power supply voltage

## 4 Current, voltage conventions and internal diagram

Figure 3. Current and voltage conventions




Figure 4. Equivalent internal block diagram (same structure for all channels)




Figure 5. Application example




Table 9. Truth table

Conditions	INPUT <sub>n</sub>	OUTPUT <sub>n</sub>	STATUS
Normal operation	L	L	L
	H	H	L
Current limitation	L	L	L
	H	X	L
Over-temperature (see Figure 15 and Figure 16)	L	L	L
	H	L	H
Undervoltage	L	L	X
	H	L	X



## 5 Switching time waveforms

Figure 6. Turn-ON and turn-OFF





Figure 7.  $V_{CC}$  turn-ON








## 6 Power Section

### 6.1 Current limitation

Current limitation process is activated when the current sense connected on output stage measures a current value higher than a fixed threshold.

When this condition is verified, the gate voltage is modulated to prevent the output current from rising above to the limitation value.






## 6.2 Thermal protection

The device is protected against overheating due to overload conditions. During driving period, if the output is overloaded, the device suffers two different thermal stresses, the first one related to the junction, and the second related to the case.

The two faults have different trigger thresholds: the junction protection threshold ( $T_{JSD}$ ) is higher than the case protection one ( $T_{CSD}$ ); generally the first protection that is activated in thermal stress conditions is the junction thermal shut-down. The output is turned-off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold ( $T_{JR}$ ). This behavior continues until the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection will be activated and the output is switched-off and back on when the junction temperature, of each channel in fault and case temperature, are below the respective reset thresholds.

Figure 14. Thermal protection flowchart



### 6.3 Status indication

The Status pin is an active high common open source output indicating fault conditions. This pin is activated in case of junction over-temperature ( $T_{JX} > T_{JSD}$ ) of one or more output channels. Figure 15 and Figure 16 show the Status behavior when  $T_{JSD}$  is triggered before  $T_{CSD}$  and when  $T_{CSD}$  is triggered before  $T_{JSD}$  respectively.

Figure 15. Thermal Protection and STATUS Behavior ( $T_{JSD}$  triggered before  $T_{CSD}$ )





Figure 16. Thermal Protection and STATUS Behavior ( $T_{CSD}$  triggered before  $T_{JSD}$ )



## 7 Reverse polarity protection

Reverse polarity protection can be implemented on board using two different solutions:1.

1. Placing a resistor (R<sub>GND</sub>) between IC GND pin and load GND
2. Placing a diode between IC GND pin and load GND

If option 1 is selected, the minimum resistance value has to be selected according to the following equation:

$$R_{GND} \geq V_{CC}/I_{GND}$$

where I<sub>GND</sub> is the DC reverse ground pin current and can be found in [Section 1 Maximum ratings](#) of this datasheet.

Power dissipated by R<sub>GND</sub> (when V<sub>CC</sub> < 0: during reverse polarity situations) is:


$$P_D = (V_{CC})^2/R_{GND}$$

If option 2 is selected, the diode has to be chosen by taking into account VRRM > |V<sub>cc</sub>| and its power dissipation capability:

$$P_D \geq I_S * V_f$$

*Note:* In normal operation (no reverse polarity), there is a voltage drop (ΔV) between GND of the device and GND of the system. Using option 1, ΔV = R<sub>GND</sub> \* I<sub>cc</sub>. Using option 2, ΔV = V<sub>F@</sub>(I<sub>F</sub>).

**Figure 17. V<sub>CC</sub> Reverse Polarity Protection**




This schematic can be used with any type of load.

## 8 Thermal information

### 8.1 Thermal impedance

Figure 18. Simplified thermal model of the process stage



## 9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com)  
ECOPACK is an ST trademark.

Figure 19. PowerSO-36 package outline




Table 10. PowerSO-36 mechanical data

Dim	mm		
	Min.	Typ.	Max.
A			3.60
a1	0.10		0.30
a2			3.30
a3	0		0.10
b	0.22		0.38
c	0.23		0.32
D <sup>(1)</sup>	15.80		16.00
D1	9.40		9.80
E	13.90		14.50
E1 <sup>(1)</sup>	10.90		11.10
E2			2.90
E3	5.80		6.20
e		0.65	
e3		11.05	
G	0		0.10
H	15.50		15.90



Dim	mm		
	Min.	Typ.	Max.
h			1.10
L	0.80		1.10
N			10°
S	0°		8°

1. D and E1" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (0.006"). Critical dimensions are "a3", "E" and "G".

## 9.1 Footprint recommended data

Figure 20. Footprint recommended data




Table 11. Footprint data

Dim.	mm
A	9.5
B	14.7-15.0
C	12.5-12.7
D	6.3
E	0.42
G	0.65
H	4.1
L	3.2

## 9.2 Tube shipment information

Figure 21. Tube shipment information




Table 12. Tube mechanical data

Dim.	mm
A	18.80
B	17.2 ±0.2
C	8.20 ±0.2
D	10.90 ±0.2
E	2.90 ±0.2
F	0.40
G	0.80
H	6.30
I	4.30 ±0.2
J	3.7 ±0.2
K	9.4
L	0.40
M	0.80
N	3.50 ±0.2

Base quantity 310 pcs

Bulk quantity 310 pcs

### 9.3 Tape and reel shipment information

Figure 22. Tape specifications




Table 13. Tape mechanical data

Dim.	mm
D	1.50 +0.1/0
E	1.75 ±0.1
Po	4.00 ±0.1
T max.	0.40
D1 min.	1.50
F	11.5 ±0.05
K max.	6.50
P2	2.00 ±0.1
R	50
W	24.00 ±0.30
P1	24.00
Ao, Bo, Ko	0.05 min. to 1.0 max.

Base quantity 600 pcs

Bulk quantity 600 pcs

Figure 23. Reel specifications




Table 14. Reel mechanical data

Dim.	mm
Tape size	24.0 ±0.30
A max.	330.0
B min.	1.5
C	13.0 ±0.20
D min.	20.2
N min.	60
G	24.4 +2/-0
T max.	30.4

## 10 Ordering information

Table 15. Ordering information

Part number	Package	Packaging
VN808-E	PowerSO-36	Tube
VN808TR-E		Tape and reel
VN808-32-E		Tube
VN808TR-32-E		Tape and reel

## Revision history

**Table 16. Document revision history**

Date	Version	Changes
13-Sep-2005	1	Initial release.
1-Mar-2007	2	Document reformatted
12-Mar-2007	3	Typo in Figure 3.
26-Mar-2007	4	Typo note Table 2.
07-Jul-2008	5	Added: Section 6 on page 13
04-Aug-2008	6	Added: Figure 12: Footprint recommended data on page 16
25-Aug-2009	7	Updated Section 6: Reverse polarity protection
24-Feb-2010	8	Updated Section 7: Package mechanical data
08-Nov-2012	9	Changed Figure 5. Minor text changes to improve the readability.
19-Nov-2012	10	Added maximum value to $I_{INL}$ parameter in Table 5.
31-Jul-2013	11	Updated Section 7.1: Footprint recommended data.
18-Dec-2013	12	Replaced LMAX parameter by EAS parameter in Table 1. Added TJ condition to Table 3. Updated Section 6.
9- Jun-2020	13	Include VN808-32-E ; Updated Table 6, Table 8; Updated notes in Section 7 ; Added Section 6 Power Section, Section 6.1 Current limitation, Section 6.2 Thermal protection, Section 6.2 Thermal protection, Section 8 Thermal information, Section 8.1 Thermal impedance; minor text update .

## Contents

<b>1</b>	<b>Maximum ratings</b> .....	<b>2</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>3</b>
<b>3</b>	<b>Pin connections</b> .....	<b>5</b>
<b>4</b>	<b>Current, voltage conventions and internal diagram</b> .....	<b>7</b>
<b>5</b>	<b>Switching time waveforms</b> .....	<b>9</b>
<b>6</b>	<b>Power Section</b> .....	<b>10</b>
6.1	Current limitation .....	10
6.2	Thermal protection .....	11
6.3	Status indication .....	12
<b>7</b>	<b>Reverse polarity protection</b> .....	<b>14</b>
<b>8</b>	<b>Thermal information</b> .....	<b>15</b>
8.1	Thermal impedance .....	15
<b>9</b>	<b>Package mechanical data</b> .....	<b>16</b>
9.1	Footprint recommended data .....	17
9.2	Tube shipment information .....	18
9.3	Tape and reel shipment information .....	19
<b>10</b>	<b>Ordering information</b> .....	<b>21</b>
	<b>Revision history</b> .....	<b>22</b>
	<b>Contents</b> .....	<b>23</b>
	<b>List of tables</b> .....	<b>24</b>
	<b>List of figures</b> .....	<b>25</b>

## List of tables

<b>Table 1.</b>	Absolute maximum ratings . . . . .	2
<b>Table 2.</b>	Thermal data . . . . .	2
<b>Table 3.</b>	Power Section . . . . .	3
<b>Table 4.</b>	Switching (VCC = 24V) . . . . .	3
<b>Table 5.</b>	Input pins . . . . .	3
<b>Table 6.</b>	Protections . . . . .	4
<b>Table 7.</b>	Status Pin . . . . .	4
<b>Table 8.</b>	Pin functions . . . . .	5
<b>Table 9.</b>	Truth table . . . . .	8
<b>Table 10.</b>	PowerSO-36 mechanical data . . . . .	16
<b>Table 11.</b>	Footprint data . . . . .	17
<b>Table 12.</b>	Tube mechanical data . . . . .	18
<b>Table 13.</b>	Tape mechanical data . . . . .	19
<b>Table 14.</b>	Reel mechanical data . . . . .	20
<b>Table 15.</b>	Ordering information . . . . .	21
<b>Table 16.</b>	Document revision history . . . . .	22



## List of figures

<b>Figure 1.</b>	Internal schematic. . . . .	1
<b>Figure 2.</b>	Connection diagram (top view) . . . . .	5
<b>Figure 3.</b>	Current and voltage conventions. . . . .	7
<b>Figure 4.</b>	Equivalent internal block diagram (same structure for all channels) . . . . .	7
<b>Figure 5.</b>	Application example . . . . .	8
<b>Figure 6.</b>	Turn-ON and turn-OFF . . . . .	9
<b>Figure 7.</b>	V <sub>CC</sub> turn-ON. . . . .	9
<b>Figure 8.</b>	Switching on Resistive Load . . . . .	10
<b>Figure 9.</b>	Switching on Bulb Lamp Load . . . . .	10
<b>Figure 10.</b>	Switching on Light Inductive Load . . . . .	10
<b>Figure 11.</b>	Switching on heavy inductive Load . . . . .	10
<b>Figure 12.</b>	Short Circuit During ON State . . . . .	11
<b>Figure 13.</b>	Switching on Short Circuit . . . . .	11
<b>Figure 14.</b>	Thermal protection flowchart . . . . .	12
<b>Figure 15.</b>	Thermal Protection and STATUS Behavior (T <sub>JSD</sub> triggered before T <sub>CSD</sub> ) . . . . .	12
<b>Figure 16.</b>	Thermal Protection and STATUS Behavior (T <sub>CSD</sub> triggered before T <sub>JSD</sub> ) . . . . .	13
<b>Figure 17.</b>	V <sub>CC</sub> Reverse Polarity Protection . . . . .	14
<b>Figure 18.</b>	Simplified thermal model of the process stage . . . . .	15
<b>Figure 19.</b>	PowerSO-36 package outline . . . . .	16
<b>Figure 20.</b>	Footprint recommended data . . . . .	17
<b>Figure 21.</b>	Tube shipment information . . . . .	18
<b>Figure 22.</b>	Tape specifications . . . . .	19
<b>Figure 23.</b>	Reel specifications . . . . .	20

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

单击下面可查看定价，库存，交付和生命周期等信息

[>>STMicro\(意法半导体\)](#)