
# life.augmented

## STB35N65DM2

Datasheet - preliminary data

## N-channel 650 V, 0.093 Ω typ., 32 A MDmesh<sup>™</sup> DM2 Power MOSFET in a D<sup>2</sup>PAK package

Figure 1: Internal schematic diagram



#### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID	Ртот
STB35N65DM2	650 V	0.110 Ω	32 A	250 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

## **Applications**

• Switching applications

### Description

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>™</sup> DM2 fast recovery diode series. It offers very low recovery charge (Qrr) and time (trr) combined with low R<sub>DS(on)</sub>, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STB35N65DM2	35N65DM2	D²PAK	Tape and reel

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

#### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	D <sup>2</sup> PAK (TO-263) type A2 mechanical data	9
	4.2	D <sup>2</sup> PAK (TO-263) packing information	12
5	Revisio	n history	14



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±25	V
lp	Drain current (continuous) at T <sub>case</sub> = 25 °C	32	А
U	Drain current (continuous) at T <sub>case</sub> = 100 °C	20	A
IDM <sup>(1)</sup>	Drain current (pulsed)	90	А
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	250	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	v/ns
T <sub>stg</sub>	Storage temperature range		°C
Tj	Operating junction temperature range	-55 to 150	C

#### Notes:

 $^{(1)}\mbox{Pulse}$  width is limited by safe operating area.

 $^{(2)}I_{SD} \leq 32$  A, di/dt=900 A/µs, V\_Ds peak < V(BR)DSS, V\_DD = 80% V(BR)DSS  $^{(3)}V_{DS} \leq 520$  V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	0.5	°C/W
R <sub>thj-pcb</sub>	Thermal resistance junction-pcb <sup>(1)</sup>		-0/00

#### Notes:

 $^{(1)}\!When$  mounted on a 1-inch² FR-4, 2 Oz copper board.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or non-repetitive	4	А
E <sub>AS</sub> <sup>(1)</sup>	E <sub>AS</sub> <sup>(1)</sup> Single pulse avalanche energy		

#### Notes:

 $^{(1)}Starting T_{j}$  = 25 °C, ID = IAR, VDD = 50 V.



## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V$ , $I_D = 1 mA$	650			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 650 V$			1	
IDSS	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 650 V,$ $T_{case} = 125 °C^{(1)}$			100	μA
Igss	Gate-body leakage current	$V_{DS} = 0 V$ , $V_{GS} = \pm 25 V$			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A		0.093	0.110	Ω

#### Notes:

 $\ensuremath{^{(1)}}\xspace$  Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2540	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	115	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	2.5	-	P
Coss eq. <sup>(1)</sup>	Equivalent output capacitance	$V_{\text{DS}}$ = 0 to 520 V, $V_{\text{GS}}$ = 0 V	-	204	-	рF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4.2	-	Ω
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 32 \text{ A},$	-	56.3	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V (see Figure 15: "Test circuit for	-	12.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	gate charge behavior")	-	27.6	-	

#### Table 6: Dynamic

#### Notes:

 $^{(1)}C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 325 V, I_D = 16 A,$	-	23.4	-	
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	23	-	
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	72	-	ns
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	-	10.4	-	

Table 7: Switching times

4/	1	5



#### Electrical characteristics


	Table 8: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		32	А	
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		90	А	
Vsd <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 32 A	-		1.6	V	
trr	Reverse recovery time	I <sub>SD</sub> = 32 A, di/dt = 100 A/µs,	-	100		ns	
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	0.42		μC	
Irrm	Reverse recovery current		-	8.4		А	
trr	Reverse recovery time	I <sub>SD</sub> = 32 A, di/dt = 100 A/µs,	-	205		ns	
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see <i>Figure 16: "Test circuit for</i>	-	1.8		μC	
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	17.6		А	


#### Notes:


<sup>(1)</sup>Pulse width is limited by safe operating area.

 $^{(2)}\text{Pulse test: pulse duration}$  = 300  $\mu\text{s},$  duty cycle 1.5%










6/15





#### STB35N65DM2

57

#### **Electrical characteristics**










8/15

## 3 Test circuits










## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 D<sup>2</sup>PAK (TO-263) type A2 mechanical data



57


#### Package information

#### STB35N65DM2

nformation						
Tabl	e 9: D²PAK (TO-263) type		al data			
Dim.		mm				
2	Min.	Тур.	Max.			
A	4.40		4.60			
A1	0.03		0.23			
b	0.70		0.93			
b2	1.14		1.70			
С	0.45		0.60			
c2	1.23		1.36			
D	8.95		9.35			
D1	7.50	7.75	8.00			
D2	1.10	1.30	1.50			
E	10.00		10.40			
E1	8.70	8.90	9.10			
E2	7.30	7.50	7.70			
е		2.54				
e1	4.88		5.28			
Н	15.00		15.85			
J1	2.49		2.69			
L	2.29		2.79			
L1	1.27		1.40			
L2	1.30		1.75			
R		0.40				
V2	0°		8°			

10/15









DocID030840 Rev 2

\_\_\_\_\_

## 4.2 D<sup>2</sup>PAK (TO-263) packing information





Таре			Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
B0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity 100		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
Т	0.25	0.35	]		
W	23.7	24.3			



## 5 Revision history

Date	Revision	Changes		
10-Jul-2017	1	Initial release		
		Modified Table 2: "Absolute maximum ratings", Table 8: "Source-drain diode".		
15-Jan-2018	2	Modified Figure 2: "Safe operating area".		
		Modified Section 4: "Package information".		
		Minor text changed.		



#### STB35N65DM2

#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)