


N-channel 600 V, 105 mΩ typ., 25 A, MDmesh™ M6 Power MOSFET in a TO-220 package

ТАВ

TO-220



O S(3)	AM01475V1

Product status link
STP33N60M6

Product summary				
Order code STP33N60M6				
Marking	33N60M6			
Package	TO-220			
Packing	Tube			

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STP33N60M6	600 V	125 mΩ	25 A

- Reduced switching losses
- $\bullet \quad \text{Lower $R_{DS(on)}$ per area vs previous generation} \\$
- · Low gate input resistance
- 100% avalanche tested
- · Zener-protected

Applications

- · Switching applications
- · LLC converters
- Boost PFC converters

Description

The new MDmesh $^{\intercal}$ M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _{case} = 25 °C	25	А
טי	Drain current (continuous) at T _{case} = 100 °C	15.8	A
I _D ⁽¹⁾	Drain current (pulsed)	78	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	190	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	dv/dt ⁽³⁾ MOSFET dv/dt ruggedness		V/IIS
T _{stg}	Storage temperature range	-55 to 150	°C
T _j	Operating junction temperature range	-33 to 130	

- 1. Pulse width limited by safe operating area.
- 2. $I_{SD} \le 25~A$, $di/dt \le 400~A/\mu s$, $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400~V$
- 3. $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.66	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	I _{AR} Avalanche current, repetitive or non-repetitive (pulse width limited by T _{Jmax})		Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	500	mJ



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
		V _{GS} = 0 V, V _{DS} = 600 V			1	
I_{DSS}	Zero gate voltage drain current	voltage drain current $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$			100	μA
		$T_{case} = 125 ^{\circ}C^{(1)}$			100	
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 12.5 A		105	125	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1515	-	
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V, f} = 1 \text{ MHz, V}_{GS} = 0 \text{ V}$	-	128	-	pF
C _{rss}	Reverse transfer capacitance		-	4.2	-	
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	269	-	pF
R _G	Intrinsic gate resistance	te resistance f = 1 MHz, I _D = 0 A		1.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 25 A,	-	33.4	-	
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	7.2	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	16.3	-	

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 12.5 A,	-	19.5	-	
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	33	-	
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	38.5	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	7.5	-	



Table 7. Source-drain diode


Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		25	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		78	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 25 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 25 A, di/dt = 100 A/μs,	-	265		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	3.07		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	23.2		Α
t _{rr}	Reverse recovery time	I _{SD} = 25 A, di/dt = 100 A/μs,	-	374		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	5.78		μC
I _{RRM}	Reverse recovery current	 (see Figure 15. Test circuit for inductive load switching and diode recovery times) 	-	30.9		Α

^{1.} Pulse width is limited by safe operating area.

^{2.} Pulsed: pulse duration = 300 µs, duty cycle 1.5%



2.1 Electrical characteristics (curves)








Figure 3. Output characteristics Ι_D (A) V_{GS} = 9, 10 V 70 V_{GS} =8 V 60 50 V_{GS} =7 V 40 30 20 V_{GS} =6 V 10 V_{GS} =5 V 12 16 $\overline{V}_{DS}(V)$










Figure 7. Capacitance variations

C
(pF)

10 4

10 3

Coss
10 1

f = 1 MHz

Cress

10 0

10 ¹

10 ²

 $\vec{V}_{DS}(V)$


10 0


10 -1


Figure 8. Normalized gate threshold voltage vs temperature $V_{GS(th)}$ (norm.) GIPG150620181230VTH $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6 -75 -25 25 75 125 T

(°C)

Figure 9. Normalized on-resistance vs temperature $R_{DS(on)}$ (norm.) $V_{GS} = 10 \text{ V}$ $V_{GS} = 10 \text$







page 6/13



3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform






4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.



4.1 TO-220 package information

Figure 19. TO-220 type A package outline





0015988_typeA_Rev_21



Table 8. TO-220 type A package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95



Revision history

Table 9. Document revision history

Date	Version	Changes
02-Jul-2018	1	Initial release.
19-Jul-2018	2	The document status is production data. Modified Section 3 Test circuits. Minor text changes.



Contents

1	Elec	trical ratings	2	
2	Elec	lectrical characteristics		
	2.1	Electrical characteristics (curves)	5	
3	Test circuits			
4	Pac	kage information	8	
	4.1	TO-220 package information	8	
Re	vision	history	11	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)