


# N-channel 800 V, 0.37 Ω typ., 12 A MDmesh™ K5 Power MOSFET in a TO-220FP ultra narrow leads package

TO-220FP ultra narrow leads

Figure 1: Internal schematic diagram



Datasheet - production data

#### **Features**

Order code	VDS	RDS(on) max	ID	Ртот
STFU13N80K5	800 V	0.45 Ω	12 A	35 W

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

## Applications

• Switching applications

## Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STFU13N80K5	13N80K5	TO-220FP ultra narrow leads	Tube

DocID028462 Rev 2

www.st.com

This is information on a product in full production.

### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuit	9
4	Package	e information	
	4.1	TO-220FP ultra narrow leads package information	10
5	Revisio	n history	12



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate source voltage	±30	V
ID <sup>(1)</sup>	Drain current (continuous) at $T_C$ = 25 °C	12	А
ID <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	7.6	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	48	А
Ртот	Total dissipation at $T_C$ = 25 °C	35	W
las	Max current during repetitive or single pulse avalanche (pulse width limited by $T_{jmax}$ )	4	А
Eas	Single pulse avalanche energy (starting $T_{\rm J}$ = 25 °C, $I_{\rm D}$ = $I_{\rm AS},$ $V_{\rm DD}$ = 50 V)	148	mJ
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_c$ = 25 °C)	2500	V
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature range	55 to 150	<u></u>
Tj	Operating junction temperature range	-55 to 150	C

#### Notes:

<sup>(1)</sup>Limited by package.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.

 $\label{eq:ISD} ^{(3)}I_{SD} \leq 12 \text{ A}, \text{ di/dt} \leq 100 \text{ A/}\mu\text{s}, \text{ V}_{DS(peak)} \leq \text{V}_{(BR)DSS}.$ 

 $^{(4)}V_{SD} \le 640 \text{ V}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	3.57	
R <sub>thj-amb</sub>	mb Thermal resistance junction-ambient		°C/W



(T<sub>c</sub> = 25 °C unless otherwise specified)

Table 4: On /off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	800			V
	Zero gate voltage	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 800 V			1	μA
IDSS	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 800 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			50	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 100 $\mu$ A	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		0.37	0.45	Ω

#### Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Defined}}$  by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	870	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	50	-	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V		2	-	pF
$C_{o(tr)}^{(1)}$	Equivalent output capacitance		-	110	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related	$V_{GS} = 0 V, V_{DS} = 0 \text{ to } 640 V$		43		pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 12 A,	-	29	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V (see Figure 16: "Test circuit for	-	7	-	nC
$Q_{gd}$	Gate-drain charge	gate charge behavior")	-	18	-	nC

#### Table 5: Dynamic

#### Notes:

 $^{(1)}$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{\text{DS}}$ increases from 0 to 80%  $V_{\mbox{\scriptsize DSS}}.$ 

 $^{(2)}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{\text{oss}}$  when  $V_{\text{DS}}$ increases from 0 to 80% VDSS.

_	Table 6: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 6 A,	-	16	-	ns		
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 15: "Test circuit for	-	16	-	ns		
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times" and Figure 20: "Switching time waveform")	-	42	-	ns		
t <sub>f</sub>	Fall time		-	16	-	ns		

#### Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		14	А
Isdm	Source-drain current (pulsed)		-		56	А
Vsd <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> = 0 V	-		1.5	V
trr	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/µs,	-	406		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 17: "Test circuit for	-	5.7		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	28		А
trr	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,	-	600		ns
Qrr	Reverse recovery charge	$V_{DD}$ = 60 V, T <sub>j</sub> = 150 °C (see Figure 17: "Test circuit for	-	7.9		μC
IRRM	Reverse recovery current	inductive load switching and diode recovery times")	-	26		A

#### Notes:


 $^{(1)}$ Pulsed: pulse duration = 300µs, duty cycle 1.5%.


Table 8: Gate-source	Zener	diode
----------------------	-------	-------


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	$I_{GS}$ = ± 1mA, $I_D$ = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.












6/13



#### **Electrical characteristics**








57

DocID028462 Rev 2


7/13


#### STFU13N80K5






## 3 Test circuit









DocID028462 Rev 2

9/13

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 TO-220FP ultra narrow leads package information




Figure 21: TO-220FP ultra narrow leads package outline





Package information

0K5	K5 Package Information					
Та	able 9: TO-220FP ultra nar	row leads mechanical	data			
Dim		mm				
Dim.	Min.	Тур.	Max.			
A	4.40		4.60			
В	2.50		2.70			
D	2.50		2.75			
E	0.45		0.60			
F	0.65		0.75			
F1	-		0.90			
G	4.95		5.20			
G1	2.40	2.54	2.70			
Н	10.00		10.40			
L2	15.10		15.90			
L3	28.50		30.50			
L4	10.20		11.00			
L5	2.50		3.10			
L6	15.60		16.40			
L7	9.00		9.30			
L8	3.20		3.60			
L9	-		1.30			
Dia.	3.00		3.20			



# 5 Revision history

Table 10: Document revision hist
----------------------------------

\_\_\_\_\_

Date	Revision	Changes
08-Oct-2015	1	Initial release
14-Jul-2017	2	Modified Figure 7: "Static drain-source on-resistance ".
		Minor text changes.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)