### STF4N90K5



# N-channel 900 V, 1.90 Ω typ., 4 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID
STF4N90K5	900 V	2.10 Ω	4 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing	
STF4N90K5	4N90K5	TO-220FP	Tube	

November 2016 DocID029957 Rev 2 1/13

Contents STF4N90K5

## **Contents**

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
		Electrical characteristics (curves)	
3	Test cir	rcuits	8
4	Packag	ge information	g
	4.1	TO-220FP package information	10
5	Revisio	on history	12



STF4N90K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	4 <sup>(1)</sup>	Α
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	2.5 <sup>(1)</sup>	Α
I <sub>D</sub> <sup>(2)</sup>	Drain current (pulsed)	16	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	20	W
dv/dt (3)	Peak diode recovery voltage slope	4.5	\ //
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; TC = 25 °C)	2500	V
Tj	Operating junction temperature range	55 to 150	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 150	

#### Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit
R <sub>thj-case</sub> Thermal resistance junction-case		6.25	°C/W
R <sub>thj-amb</sub> Thermal resistance junction-ambient		62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter		Unit
I <sub>AR</sub>	I <sub>AR</sub> Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )		Α
E <sub>AS</sub> Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)		160	mJ



<sup>&</sup>lt;sup>(1)</sup>Limited by package

<sup>(2)</sup>Pulse width limited by safe operating area

 $<sup>^{(3)}</sup>I_{SD} \le 4$  A, di/dt  $\le 100$  A/µs; VDs peak < V(BR)DSS, VDD = 450 V.

 $<sup>^{(4)}</sup>V_{DS} \le 720 \ V$ 

Electrical characteristics STF4N90K5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	900			٧
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 900 V			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 900 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 1.5 \text{ A}$		1.90	2.10	Ω

#### Notes:

**Table 6: Dynamic** 

Table of Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	173	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	17.9	-	pF
Crss	Reverse transfer capacitance	V 63 – V V	ı	1	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 720 V,	-	29	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>G</sub> S = 0 V	1	11	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	ı	15.5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 720 V, I <sub>D</sub> = 3 A	-	5.3	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	1.45	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.8	-	nC

#### Notes:

 $<sup>^{\</sup>left( 1\right) }$  Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

 $<sup>^{(2)}</sup>$  Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 450 V, $I_{D}$ = 1.50 A, $R_{G}$ = 4.7 $\Omega$ ; $V_{GS}$ = 10 V (see Figure 14: "Test circuit for resistive load	ı	10.5	-	ns
tr	Rise time		-	11.8	-	ns
t <sub>d(off)</sub>	Turn-off delay time		ı	26.4	-	ns
t <sub>f</sub>	Fall time	switching times" and Figure 19: "Switching time waveform")	-	25.5	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isp	Source-drain current		-		4	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		16	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 3 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 3 \text{ A}, \text{ di/dt} = 100$	-	289		ns
Qrr	Reverrse recovery charge	A/μs,V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	1.56		μC
I <sub>RRM</sub>	Reverse recovery current		-	10.8		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 3 A, di/dt = 100 A/µs	-	494		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.45		μC
I <sub>RRM</sub>	Reverse recovery current		-	9.9		А

#### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30		-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area


 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%


## 2.1 Electrical characteristics (curves)














6/13 DocID029957 Rev 2








Figure 9: Normalized gate threshold voltage vs temperature  $V_{GS(th)} = \frac{GADG021120161210VTH}{(norm.)}$  1.2 1 0.8 0.6 0.4 -75 -25 25 75 125  $T_{j} (^{\circ}C)$ 











Test circuits STF4N90K5

### 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior

V<sub>GS</sub>


Pulse width


V<sub>GS</sub>


Pulse width

AM01469v10

Figure 16: Test circuit for inductive load







577

8/13 DocID029957 Rev 2

STF4N90K5 Package information


## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



# 4.1 TO-220FP package information

Figure 20: TO-220FP package outline



**577** 

Table 10: TO-220FP package mechanical data

Table 10. 10-2201 F package mechanical data					
Dim.		mm			
Dilli.	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
Е	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		



Revision history STF4N90K5

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
02-Nov-2016	1	First release.
23-Nov-2016	2	Updated Figure 2: "Safe operating area".  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



## 单击下面可查看定价,库存,交付和生命周期等信息

## >>STMicro(意法半导体)