STL33N60DM2



N-channel 600 V, 0.115 Ω typ., 21 A MDmesh[™] DM2 Power MOSFET in a PowerFLAT[™] 8x8 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	ode V _{DS} @ R _{DS(on)} max		ID
STL33N60DM2	650 V	0.140 Ω	21 A

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

• Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmeshTM DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL33N60DM2	33N60DM2	PowerFLAT™ 8x8 HV	Tape and reel

1/15

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	PowerFLAT™ 8x8 HV package mechanical data	10
	4.2	PowerFLAT™ 8x8 HV packing information	12
5	Revisio	n history	14



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 25	V
I _D ⁽¹⁾	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	21	А
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	15	А
I _{DM} ⁽¹⁾ , ⁽²⁾	Drain current (pulsed)	84	А
P _{TOT} ⁽¹⁾	Total dissipation at $T_C = 25 \text{ °C}$	150	W
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	4.5	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	570	mJ
dv/dt ⁽³⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	55 to 150	ŝ
Tj	Operating junction temperature range	- 55 to 150	°C

Notes:

 $^{(1)}\mbox{The}$ value is rated according to $R_{\mbox{th}j\mbox{-case}}$ and limited by package.

 $^{\rm (2)}{\rm Pulse}$ width limited by safe operating area.

 $^{(3)}I_{SD} \leq 21$ A, di/dt ≤ 900 A/µs, V_DS(peak) < V(BR)DSS, V_DD = 400 V.

 $^{(4)}V_{DS} \le 480 \text{ V}.$

Table	3:	Thermal	data
I UNIO	۰.	monnai	autu

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.83	°C/W
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-ambient max	45	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of inch², 2oz Cu.



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 1$ mA	600			V
	Zoro goto voltago	$V_{GS} = 0, V_{DS} = 600 V$			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0,$ $V_{DS} = 600 \text{ V}, \text{ T}_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 25 V$			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS}=V_{GS},\ I_{D}=250\ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V_{GS} = 10 V, I _D = 10.5 A		0.115	0.140	Ω

Table 4: On /off states

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1870	-	pF
C _{oss}	Output capacitance	V_{DS} = 100 V, f = 1 MHz,	-	87	-	pF
C _{rss}	Reverse transfer capacitance	V _{GS} = 0	-	2	-	pF
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0$	-	157	-	pF
R_G	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	4.5	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, \text{ I}_{D} = 21 \text{ A}$	-	43	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	9.8	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Gate charge test circuit")	-	21.4	-	nC

Table 5: Dynamic

Notes:

(1) Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.



Electrical characteristics

	Table 6: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 10.5 A	-	17	-	ns		
tr	Rise time	R_{G} = 4.7 Ω , V_{GS} = 10 V	-	8	-	ns		
t _{d(off)}	Turn-off delay time	(see Figure 14: "Switching times test circuit for resistive	-	62	-	ns		
t _f	Fall time	load")	-	9	-	ns		

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		21	А
I _{SDM} ⁽¹⁾⁽²⁾	Source-drain current (pulsed)		-		84	А
V _{SD} ⁽³⁾	Forward on voltage	$I_{SD} = 21 \text{ A}, V_{GS} = 0$	-		1.6	V
t _{rr}	Reverse recovery time		-	120		ns
Q _{rr}	Reverse recovery charge	$I_{SD} = 21$ A, di/dt = 100 A/µs $V_{DD} = 100$ V (see <i>Figure 16: " Test</i>	-	0.53		μC
I _{RRM}	Reverse recovery current	circuit for inductive load switching and diode recovery times")		8.8		А
t _{rr}	Reverse recovery time	I _{SD} = 21 A, di/dt = 100 A/µs	-	316		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}$ (see <i>Figure 16: " Test circuit for</i>	-	2.85		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	18		А

Notes:

 $^{(1)}\mbox{The value is rated according to $R_{\mbox{thj-case}}$ and limited by package.}$

⁽²⁾Pulse width limited by safe operating area


 $^{(3)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


Table 8: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 250 \ \mu A, I_D = 0 \ A$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.














Electrical characteristics












3 Test circuits







8/15



4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



Package mechanical data

10/15

4.1 PowerFLAT[™] 8x8 HV package mechanical data




STL33N60DM2

Package mechanical data

Table 9: PowerFLAT™ 8x8 HV mechanical data					
Dim	mm				
Dim.	Min.	Тур.	Max.		
A	0.75	0.85	0.95		
A1	0.00		0.05		
A3	0.10	0.20	0.30		
b	0.90	1.00	1.10		
D	7.90	8.00	8.10		
E	7.90	8.00	8.10		
D2	7.10	7.20	7.30		
E1	2.65	2.75	2.85		
E2	4.25	4.35	4.45		
е		2.00			
L	0.40	0.50	0.60		

Figure 21: PowerFLAT™ 8x8 HV footprint





All dimensions are in millimeters.



4.2 PowerFLAT[™] 8x8 HV packing information




Figure 23: PowerFLAT™ 8x8 HV package orientation in carrier tape







Figure 24: PowerFLAT[™] 8x8 HV reel





5 Revision history

Table 10: Document revision history

Date	Revision	Changes
08-Aug-2014	1	First release.
09-Mar-2016	2	Updated title and internal schematic in cover page. Document status promoted from preliminary data to production data. Modified: Table 2: "Absolute maximum ratings", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode" Added: Section 4.1: "Electrical characteristics (curves)" Updated: Section 6.1: "PowerFLAT™ 8x8 HV package mechanical data" Minor text changes



STL33N60DM2

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)