

## 200 mA ultra-low quiescent current LDO



## Features

- Operating input voltage range: 2 V to 5.5 V
- Output current up to 200 mA
- Ultra-low quiescent current:
  - 300 nA typ. at no load
  - 100 µA typ. at 200 mA load
- Controlled  $I_q$  in dropout conditions
- Very low-dropout voltage: 160 mV at 200 mA
- Output voltage accuracy: 2% at room temperature, 3% in full temperature range
- Output voltage versions: from 0.8 V to 4.5 V, with 50 mV step and adjustable
- Logic-controlled electronic shutdown
- Output discharge feature (optional)
- Internal overcurrent and thermal protections
- Temperature range: from -40 °C to +125 °C
- Packages: DFN6-2x2, SOT323-5L, Flip-Chip4

## Applications

- Smartphones/tablets
- Image sensors
- Wearable accessories
- Healthcare devices
- Metering

### Maturity status link

STLQ020

## Description

The **STLQ020** is a 200 mA low-dropout voltage regulator, able to work with an input voltage ranging from 2 V to 5.5 V.

The typical dropout voltage at maximum load is 160 mV.

The ultra-low quiescent current, which is just 0.3 µA at no load, extends battery-life of applications requiring very long standby time.

Even though the device intrinsic consumption is ultra-low, **STLQ020** is able to provide fast transient response and good PSRR performance, thanks to its adaptive biasing circuit.

Enable pin puts the **STLQ020** in shutdown mode, reducing total current consumption to 5 nA.


The **STLQ020** is designed to keep the quiescent current under control and at a low value also during dropout operation, helping to extend even more the operating time of battery-powered devices.

It also includes short-circuit constant-current limiting and thermal protection.

Several small package options are available.


## 1 Block diagram

Figure 1. Block diagram (fixed version)



AMG240320171200MT


Figure 2. Block diagram (adjustable version)



Note: (\*) output discharge function is optional.

## 2 Pin configuration

Figure 3. Pin configuration




AMG240320171202MT

Table 1. Pin description

Symbol	SOT323-5L	DFN6-2x2	Flip-Chip4	Description
V <sub>IN</sub>	1	6	A1	LDO supply voltage
V <sub>OUT</sub>	5	1	A2	LDO output voltage
GND	2	3	B2	Ground
EN	3	4	B1	Enable input: set V <sub>EN</sub> = high to turn on the device; V <sub>EN</sub> = low to turn off the device. Not internally pulled-up, don't leave floating.
NC/ADJ	4	2	-	Adjustable pin (only on ADJ version). Connect to external resistor divider. Not connected on the fixed version
NC	-	5	-	Not internally connected: it can be connected to GND
Exposed pad	-	Exposed pad	-	Must be connected to GND


### 3 Typical application diagram

Figure 4. Typical application diagram (fixed version)



AMG270320170900MT

Figure 5. Typical application diagram (adjustable version)



Adjustable version

AMG270320170901MT

Note:  $R_1$  and  $R_2$  are calculated according to the following formula:  $R_1 = R_2 \times (V_{OUT} / V_{ADJ} - 1)$ .

## 4

## Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{IN}$	Input supply voltage	-0.3 to 7	V
$V_{OUT}$	Output voltage	-0.3 to $V_{IN} + 0.3$	V
$V_{ADJ}$	Adjustable pin voltage	-0.3 to 2	V
$I_{OUT}$	Output current	Internally limited	A
EN	Enable pin voltage	-0.3 to $V_{IN} + 0.3$	V
$P_D$	Power dissipation	Internally limited	W
ESD	Charged device model	$\pm 500$	V
	Human body model	$\pm 2000$	
$T_{J-OP}$	Operating junction temperature	-40 to 125	°C
$T_{J-MAX}$	Maximum junction temperature	150	°C
$T_{STG}$	Storage temperature	-55 to 150	°C

Table 3. Thermal data

Symbol	Parameter	DFN6-2x2	Flip-Chip4	SOT323-5L	Unit
$R_{thjc}$	Thermal resistance, junction-to-case	15		130	°C/W
$R_{thja}$	Thermal resistance, junction-to-ambient	65	180	250	°C/W

## 5 Electrical characteristics

$T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT} + 0.5 \text{ V}$  or  $2 \text{ V}$ , whichever is greater;  $V_{EN} = V_{IN}$ ;  $C_{IN} = 1 \mu\text{F}$ ;  $C_{OUT} = 1 \mu\text{F}$ ;  $I_{OUT} = 1 \text{ mA}$ .

**Table 4. Electrical characteristics (fixed version)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage range		2		5.5	V
$V_{OUT}$	Output voltage accuracy	$T_J = 25^\circ\text{C}$	-2		2	%
		$-40^\circ\text{C} < T_J < 125^\circ\text{C}$	-3		3	
$\Delta V_{OUT\%}/\Delta V_{IN}$	Static line regulation	$V_{OUT} + 0.5 \text{ V} < V_{IN} < 5.5 \text{ V}$ (1)		0.005		%/V
		$-40^\circ\text{C} < T_J < 125^\circ\text{C}$			0.05	
$\Delta V_{OUT\%}/\Delta I_{OUT}$	Static load regulation	$1 \text{ mA} < I_{OUT} < 0.2 \text{ A}; T_J = 25^\circ\text{C}$		0.0015		%/mA
		$-40^\circ\text{C} < T_J < 125^\circ\text{C}$			0.005	
$V_{DROP}$	Dropout voltage (2)	$V_{OUT} = 2.5 \text{ V}; I_{OUT} = 0.2 \text{ A}$		160		mV
		$V_{OUT} = 2.5 \text{ V}; I_{OUT} = 20 \text{ mA}$		15		mV
$eN$	Output noise voltage	$f = 10 \text{ Hz to } 100 \text{ kHz}$		135		$\mu\text{VRMS}/V_{OUT}$
SVR	Supply voltage rejection	$V_{OUT} = 2.5 \text{ V}; V_{RIPPLE} = 0.2 \text{ Vpp}$		52		dB
		$I_{OUT} = 10 \text{ mA}; f = 100 \text{ Hz}$				
		$V_{OUT} = 2.5 \text{ V}; V_{RIPPLE} = 0.2 \text{ Vpp}$		35		
		$I_{OUT} = 10 \text{ mA}; f = 1 \text{ kHz}$				
		$V_{OUT} = 2.5 \text{ V}; V_{RIPPLE} = 0.2 \text{ Vpp}$		45		
		$I_{OUT} = 10 \text{ mA}; f = 10 \text{ kHz}$				
$I_q$	Quiescent current	$I_{OUT} = 0 \text{ A}$		300		nA
		$I_{OUT} = 0 \text{ A}; -40^\circ\text{C} < T_J < 125^\circ\text{C}$			1000	
		$I_{OUT} = 0.2 \text{ A}$		100		$\mu\text{A}$
		$I_{OUT} = 0.2 \text{ A}; -40^\circ\text{C} < T_J < 125^\circ\text{C}$			150	
	Shutdown current	$V_{EN} = 0 \text{ V}, V_{IN} = V_{OUT} + 0.5 \text{ V}$ (1)		0.005	0.05	$\mu\text{A}$
$I_{SC}$	Short-circuit current	$V_{OUT} = 0 \text{ V}$		380		mA
$R_{LOW}$ (3)	Output discharge resistance	$V_{EN} = 0 \text{ V}$		100		$\Omega$
$V_{EN}$	Enable input logic low	$-40^\circ\text{C} < T_J < 125^\circ\text{C}$			0.4	V
	Enable input logic high			1.2		
$I_{EN}$	Enable pin input current	$V_{EN} = V_{IN}; 1.25 < V_{IN} < 6.0 \text{ V}$		1		nA
$T_{SHDN}$	Thermal shutdown (4)	$I_{OUT} > 1 \text{ mA}$		160		$^\circ\text{C}$
	Hysteresis			20		

1.  $V_{IN} = V_{OUT} + 0.5 \text{ V}$  or  $2 \text{ V}$ , whichever is greater.
2. Dropout voltage is the input-to-output voltage difference at which the output voltage is  $100 \text{ mV}$  below its nominal value.
3. On specific version only.
4. The thermal protection is not active when the load current is lower than  $1 \text{ mA}$ .

$T_J = 25^\circ\text{C}$ ,  $V_{IN} = 2\text{ V}$ ,  $V_{EN} = V_{IN}$ ;  $C_{IN} = 1\text{ }\mu\text{F}$ ;  $C_{OUT} = 1\text{ }\mu\text{F}$ ;  $I_{OUT} = 1\text{ mA}$ .

**Table 5. Electrical characteristics (adjustable version)**


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage range		2		5.5	V
$V_{ADJ}$	Reference voltage accuracy	$T_J = 25^\circ\text{C}$	0.784	0.8	0.816	V
		$-40^\circ\text{C} < T_J < 125^\circ\text{C}$	-3		3	%
$I_{ADJ}$	Adjustable pin current			1		nA
$\Delta V_{ADJ\%}/\Delta V_{IN}$	Static line regulation	$2\text{ V} < V_{IN} < 5.5\text{ V}$		0.005		%/ $V$
		$-40^\circ\text{C} < T_J < 125^\circ\text{C}$			0.05	
$\Delta V_{ADJ\%}/\Delta I_{OUT}$	Static load regulation	$1\text{ mA} < I_{OUT} < 0.2\text{ A}; T_J = 25^\circ\text{C}$		0.0015		%/ $\text{mA}$
		$-40^\circ\text{C} < T_J < 125^\circ\text{C}$			0.005	
$V_{DROP}$	Dropout voltage <sup>(1)</sup>	$V_{OUT} = 2.0\text{ V}; I_{OUT} = 0.2\text{ A}$		200		mV
		$V_{OUT} = 2.0\text{ V}; I_{OUT} = 20\text{ mA}$		20		mV
$e_N$	Output noise voltage	$f = 10\text{ Hz to } 100\text{ kHz}$		135		$\mu\text{VRMS}/V_{OUT}$
$SVR$	Supply voltage rejection	$V_{OUT} = 2.5\text{ V}; V_{RIPPLE} = 0.2\text{ Vpp}$ $I_{OUT} = 10\text{ mA}; f = 100\text{ Hz}$		60		dB
		$V_{OUT} = 2.5\text{ V}; V_{RIPPLE} = 0.2\text{ Vpp}$ $I_{OUT} = 10\text{ mA}; f = 1\text{ kHz}$		40		
		$V_{OUT} = 2.5\text{ V}; V_{RIPPLE} = 0.2\text{ Vpp}$ $I_{OUT} = 10\text{ mA}; f = 10\text{ kHz}$		60		
$I_q$	Quiescent current	$I_{OUT} = 0\text{ A}$		300		nA
		$I_{OUT} = 0\text{ A}; -40^\circ\text{C} < T_J < 125^\circ\text{C}$			1000	
		$I_{OUT} = 0.2\text{ A}$		80		$\mu\text{A}$
		$I_{OUT} = 0.2\text{ A}; -40^\circ\text{C} < T_J < 125^\circ\text{C}$			150	
	Shutdown current	$V_{EN} = 0\text{ V}, V_{IN} = 2\text{ V}$		0.005	0.05	$\mu\text{A}$
$I_{SC}$	Short-circuit current	$V_{OUT} = 0\text{ V}$		380		mA
$R_{LOW}$ <sup>(2)</sup>	Output discharge resistance	$V_{EN} = 0\text{ V}$		100		$\Omega$
$V_{EN}$	Enable input logic low	$-40^\circ\text{C} < T_J < 125^\circ\text{C}$			0.4	V
	Enable input logic high			1.2		
$I_{EN}$	Enable pin input current	$V_{EN} = V_{IN}; 1.25 < V_{IN} < 5.5\text{ V}$		1		nA
$T_{SHDN}$	Thermal shutdown <sup>(3)</sup>	$I_{OUT} > 1\text{ mA}$		160		$^\circ\text{C}$
	Hysteresis			20		

1. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.
2. On specific version only.
3. The thermal protection is not active when the load current is lower than 1 mA.


## 6 Typical characteristics

The following plots are referred to the typical application circuit and, unless otherwise noted, at  $T_A = 25^\circ\text{C}$ .


**Figure 6. Output voltage vs. temperature**




**Figure 7. Output voltage vs. temperature**















**Figure 8. Output voltage vs. temperature**















**Figure 9. Output voltage vs. temperature**



**Figure 10. Line regulation vs. temperature**

**Figure 11. Load regulation vs. temperature**

**Figure 12. Short-circuit current vs. temp.**

**Figure 13. Quiescent current vs. temperature**

**Figure 14. Quiescent current vs. temperature**

**Figure 15. Shutdown current vs. temperature**


**Figure 16. Quiescent current vs. load current**

**Figure 17. Quiescent current vs. load current (magnification)**

**Figure 18. Quiescent current vs. input voltage**

**Figure 19. Output voltage vs. input voltage**

**Figure 20. Enable pin current vs. temperature**

**Figure 21. Dropout voltage vs. temperature**


**Figure 22. Dropout voltage vs. temperature**

**Figure 23. Enable threshold vs. temperature**

**Figure 24. PSRR vs. frequency**

**Figure 25. Line transient ( $t_{rise} = 5\text{ }\mu\text{s}$ )**

**Figure 26. Line transient ( $t_{rise} = 1\text{ }\mu\text{s}$ )**

**Figure 27. Line transient**


**Figure 28. Load transient**

**Figure 29. Load transient ( $t_{rise} = 5 \mu s$ )**

**Figure 30. Load transient ( $V_{OUT} = 1.8 V$ )**

**Figure 31. Load transient ( $V_{OUT} = V_{ADJ}$ )**

**Figure 32. Startup transient**

**Figure 33. Startup transient ( $t_{rise} = 10 \mu s$ )**


## 7 Application information

### 7.1 External capacitors

The STLQ020 voltage regulator requires external low ESR capacitors to assure the control loop stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance defined in the following chapters. Input and output capacitors should be located as close as possible to the relevant pins.

#### Input capacitor

An input capacitor, with a minimum value of 1  $\mu\text{F}$ , must be located as close as possible to the input pin of the device and returned to a clean analog ground. A good quality, low-ESR ceramic capacitor is suggested. It helps to ensure stability of the control loop, reduces the effects of inductive sources and improves ripple rejection. Capacitance higher than 1  $\mu\text{F}$  can be chosen in case of fast load transients in application.

#### Output capacitor

STLQ020 requires a low-ESR capacitor connected on its output, to keep the control loop stable and reduce the risk of ringing and oscillations. The control loop is designed to be stable with any good quality ceramic capacitor (such as X5R/X7R types) with a minimum value of 1  $\mu\text{F}$  and equivalent series resistance in the [3 – 500 m $\Omega$ ] range. It is important to highlight that the output capacitor must maintain its capacitance and ESR in the stable region over the full operating temperature, load and input voltage ranges, to assure stability. Therefore, capacitance and ESR variations must be taken into account in the design phase to ensure the device works in the expected stability region. There is no maximum limit to the output capacitance, provided that the above conditions are respected.

### 7.2 Output voltage adjustment (adjustable version)

In the adjustable version, available on the DFN6-2x2 and SOT323-5L packages, the output voltage can be adjusted to any voltage, starting from 0.8 V ( $V_{\text{ADJ}}$ ) up to the input voltage minus the voltage drop ( $V_{\text{DROP}}$ ) across the internal power pass element, by connecting a resistor divider between the ADJ pin and the output, allowing the remote voltage sensing.

The resistor divider should be selected using the following equation:

#### Equation 1

$$V_{\text{OUT}} = V_{\text{ADJ}} \left( 1 + R_1 / R_2 \right)$$

with  $V_{\text{ADJ}} = 0.8 \text{ V}$  (typ.) and  $V_{\text{OUT}} < V_{\text{IN}} - V_{\text{DROP(MAX)}}$

For best accuracy and stability the resistor divider should be designed in order to allow that a current of at least 500 nA flows across it. The current flowing into the ADJ pin is typically less than 1 nA, therefore causing negligible change in final the output voltage.

### 7.3 Enable pin operation

This is a logic control pin, CMOS level-compatible, which can be used to turn On/Off the regulator. It is active high, so when it is pulled down, the device enters the shutdown mode, drastically reducing the current consumption, to less just few nA.

Since it is not internally pulled-up, when the enable feature is not used, this pin must not be left floating. It can be tied to  $V_{\text{IN}}$  to keep the regulator output in ON state all the time.

To assure reliable operation, the signal source used to drive the EN pin, must be able to swing above and below the specified thresholds listed in the electrical characteristics table ( $V_{\text{EN}}$ ).

### 7.4 Power dissipation

A proper PCB design is recommended, to ensure that the device internal junction temperature is kept below 125°C, in all the operating condition.

Depending on the package option, the thermal energy generated by the device flows from the die surface to the PCB copper area through the package leads, solder bumps and/or exposed pad.

The PCB copper area acts as a heat sink. The footprint copper pads should be as wider as possible to spread and dissipate the heat to the surrounding environment. Thermal vias to the inner or backside copper layers improve the overall thermal performance of the device.

The power dissipation of the LDO depends on the input voltage, output voltage and output current, and is given by:

**Equation 2**

$$P_D = (V_{IN} - V_{OUT}) I_{OUT}$$

The junction temperature of the device is:

**Equation 3**

$$T_{J\_MAX} = T_A + R_{thJA} \times P_D$$

where:  $T_{J\_MAX}$  is the maximum junction of the die, 125 °C;  $T_A$  is the ambient temperature;  $R_{thJA}$  is the thermal resistance junction-to-ambient.

With the above equation it is possible to calculate the maximum allowable power dissipation, therefore the maximum load current for a certain voltage drop. Appropriate de-rating of the operating condition can be applied accordingly.

## 7.5 Protection features

**Current limit**

The STLQ020 embeds a constant-current limit circuit, which acts in case of overload or short-circuit on the output, clamping the load current to a safe value (typ. 380 mA).

Normal operation is restored if the overload disappears, but prolonged operation in current limit may lead to high power dissipation inside the LDO and subsequently to thermal shutdown.

**Thermal protection**

An internal thermal feedback loop disables the output voltage if the die temperature reaches approximately 160 °C. This feature protects the device from excessive temperature that could lead to permanent damage to the LDO.

Once the thermal protection is triggered and the device is shut down, normal operation is automatically recovered if the die temperature falls below 140 °C (thermal protection hysteresis of 20 °C typically)

**Important note:** to keep the device power consumption below 500 nA in low load/no load condition, the internal thermal protection is kept disabled for load current below 1 mA.

Current and thermal limit protections are designed to protect the LDO from excessive power dissipation and not intended to replace a proper thermal and electrical design of the application.


Continuous operation above the maximum ratings may lead to permanent damage to the device.

## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 8.1 SOT323-5L package information

Figure 34. SOT323-5L package outline




7091413\_G

Table 6. SOT323-5L package mechanical data


Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.10
A1	0		0.10
A2	0.80	0.90	1
b	0.15		0.30
c	0.10		0.22
D	1.80	2	2.20
E	1.80	2.10	2.40
E1	1.15	1.25	1.35
e		0.65	
e1		1.30	
L	0.26	0.36	0.46
<	0°		8°


Figure 35. SOT323-5L recommended footprint



### 8.1.1 SOT323-5L tape and reel information


Figure 36. SOT323-5L tape outline



**Figure 37. SOT323-5L reel outline**


## 8.2 Flip-Chip4 package information

Figure 38. Flip-Chip4 package outline




7504896\_22

Table 7. Flip-Chip4 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.51	0.56	0.61
A1	0.17	0.20	0.23
A2	0.34	0.36	0.38
b	0.23	0.26	0.29
D	0.743	0.773	0.803
D1		0.40	
E	0.743	0.773	0.803
E1		0.40	
SD		0.20	
SE		0.20	
f		0.187	
ccc		0.075	

Figure 39. Flip-Chip4 recommended footprint



## 8.2.1 Flip-Chip4 reel information

Figure 40. Flip-Chip4 reel outline







Figure 41. Flip-Chip4 tape outline




## 8.3 DFN6 2x2 package information

Figure 42. DFN6 2x2 package outline

### Bottom view



### Side view




### Top view

DM00205706


**Table 8.** DFN6 2x2 package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.75	0.85	0.95
A1	0.00	0.02	0.05
A3	0.10	0.20	0.30
b	0.18	0.23	0.28
D	1.90	2.00	2.10
D2	1.33	1.43	1.53
E2	0.68	0.78	0.88
e		0.50	
E	1.90	2.00	2.10
L	0.25	0.35	0.45
N		6	

**Figure 43.** DFN6 2x2 recommended footprint

### 8.3.1 DFN6 2x2 tape information

**Figure 44. DFN6 2x2 tape outline**




## 9 Ordering information

Table 9. Order codes

Order code	Package	Output voltage	Marking	Packing
STLQ020C18R	SOT323-5L	1.8 V	QLJ	Tape and reel
STLQ020C22R	SOT323-5L	2.2 V	QLS	Tape and reel
STLQ020C28R	SOT323-5L	2.8 V	QM3	Tape and reel
STLQ020C33R	SOT323-5L	3.3 V	QMB	Tape and reel
STLQ020J18R	Flip-Chip 4	1.8 V	LJ	Tape and reel
STLQ020J25R	Flip-Chip 4	2.5 V	LX	Tape and reel
STLQ020J30R	Flip-Chip 4	3.0 V	M7	Tape and reel
STLQ020J33R	Flip-Chip 4	3.3 V	MB	Tape and reel
STLQ020PU19R	DFN6-2x2	1.9 V	QLL	Tape and reel
STLQ020PU28R	DFN6-2x2	2.8 V	QM3	Tape and reel
STLQ020PU33R	DFN6-2x2	3.3 V	QMB	Tape and reel
STLQ020PUR	DFN6-2x2	ADJ	QAD	Tape and reel

Figure 45. Marking composition (flip-chip)



A1

## Revision history

**Table 10. Document revision history**

Date	Revision	Changes
27-Mar-2017	1	Initial release.
05-Dec-2017	2	Added: Section 6 Typical characteristics and Section 7 Application information.
07-Jun-2019	3	Added: order codes Table 9. Order codes and reel information Section 8.1.1 SOT323-5L tape and reel information, Section 8.2.1 Flip-Chip4 reel information and Section 8.3.1 DFN6 2x2 tape information
27-Oct-2021	4	Added new order codes <a href="#">Table 9. Order codes</a>

## Contents

<b>1</b>	<b>Block diagrams</b>	<b>2</b>
<b>2</b>	<b>Pin configuration</b>	<b>3</b>
<b>3</b>	<b>Typical application</b>	<b>4</b>
<b>4</b>	<b>Maximum ratings</b>	<b>5</b>
<b>5</b>	<b>Electrical characteristics</b>	<b>6</b>
<b>6</b>	<b>Typical characteristics</b>	<b>8</b>
<b>7</b>	<b>Application information</b>	<b>13</b>
<b>7.1</b>	External capacitors	13
<b>7.2</b>	Output voltage adjustment (adjustable version)	13
<b>7.3</b>	Enable pin operation	13
<b>7.4</b>	Power dissipation	13
<b>7.5</b>	Protection features	14
<b>8</b>	<b>Package information</b>	<b>15</b>
<b>8.1</b>	SOT323-5L package information	15
<b>8.1.1</b>	SOT323-5L tape and reel information	17
<b>8.2</b>	Flip-Chip4 package information	19
<b>8.2.1</b>	Flip-Chip4 reel information	21
<b>8.3</b>	DFN6 2x2 package information	23
<b>8.3.1</b>	DFN6 2x2 reel information	25
<b>9</b>	<b>Ordering information</b>	<b>26</b>
<b>Revision history</b>		<b>27</b>
<b>Contents</b>		<b>28</b>
<b>List of tables</b>		<b>29</b>
<b>List of figures</b>		<b>30</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	3
<b>Table 2.</b>	Absolute maximum ratings . . . . .	5
<b>Table 3.</b>	Thermal data. . . . .	5
<b>Table 4.</b>	Electrical characteristics (fixed version). . . . .	6
<b>Table 5.</b>	Electrical characteristics (adjustable version). . . . .	7
<b>Table 6.</b>	SOT323-5L package mechanical data . . . . .	16
<b>Table 7.</b>	Flip-Chip4 mechanical data . . . . .	19
<b>Table 8.</b>	DFN6 2x2 package mechanical data . . . . .	24
<b>Table 9.</b>	Order codes . . . . .	26
<b>Table 10.</b>	Document revision history . . . . .	27

## List of figures

<b>Figure 1.</b>	Block diagram (fixed version) . . . . .	2
<b>Figure 2.</b>	Block diagram (adjustable version) . . . . .	2
<b>Figure 3.</b>	Pin configuration . . . . .	3
<b>Figure 4.</b>	Typical application diagram (fixed version) . . . . .	4
<b>Figure 5.</b>	Typical application diagram (adjustable version) . . . . .	4
<b>Figure 6.</b>	Output voltage vs. temperature . . . . .	8
<b>Figure 7.</b>	Output voltage vs. temperature . . . . .	8
<b>Figure 8.</b>	Output voltage vs. temperature . . . . .	8
<b>Figure 9.</b>	Output voltage vs. temperature . . . . .	8
<b>Figure 10.</b>	Line regulation vs. temperature . . . . .	9
<b>Figure 11.</b>	Load regulation vs. temperature . . . . .	9
<b>Figure 12.</b>	Short-circuit current vs. temp. . . . .	9
<b>Figure 13.</b>	Quiescent current vs. temperature . . . . .	9
<b>Figure 14.</b>	Quiescent current vs. temperature . . . . .	9
<b>Figure 15.</b>	Shutdown current vs. temperature . . . . .	9
<b>Figure 16.</b>	Quiescent current vs. load current . . . . .	10
<b>Figure 17.</b>	Quiescent current vs. load current (magnification) . . . . .	10
<b>Figure 18.</b>	Quiescent current vs. input voltage . . . . .	10
<b>Figure 19.</b>	Output voltage vs. input voltage . . . . .	10
<b>Figure 20.</b>	Enable pin current vs. temperature . . . . .	10
<b>Figure 21.</b>	Dropout voltage vs. temperature . . . . .	10
<b>Figure 22.</b>	Dropout voltage vs. temperature . . . . .	11
<b>Figure 23.</b>	Enable threshold vs. temperature . . . . .	11
<b>Figure 24.</b>	PSRR vs. frequency . . . . .	11
<b>Figure 25.</b>	Line transient ( $t_{rise} = 5 \mu s$ ) . . . . .	11
<b>Figure 26.</b>	Line transient ( $t_{rise} = 1 \mu s$ ) . . . . .	11
<b>Figure 27.</b>	Line transient . . . . .	11
<b>Figure 28.</b>	Load transient . . . . .	12
<b>Figure 29.</b>	Load transient ( $t_{rise} = 5 \mu s$ ) . . . . .	12
<b>Figure 30.</b>	Load transient ( $V_{OUT} = 1.8 V$ ) . . . . .	12
<b>Figure 31.</b>	Load transient ( $V_{OUT} = V_{ADJ}$ ) . . . . .	12
<b>Figure 32.</b>	Startup transient . . . . .	12
<b>Figure 33.</b>	Startup transient ( $t_{rise} = 10 \mu s$ ) . . . . .	12
<b>Figure 34.</b>	SOT323-5L package outline . . . . .	15
<b>Figure 35.</b>	SOT323-5L recommended footprint . . . . .	16
<b>Figure 36.</b>	SOT323-5L tape outline . . . . .	17
<b>Figure 37.</b>	SOT323-5L reel outline . . . . .	18
<b>Figure 38.</b>	Flip-Chip4 package outline . . . . .	19
<b>Figure 39.</b>	Flip-Chip4 recommended footprint . . . . .	20
<b>Figure 40.</b>	Flip-Chip4 reel outline . . . . .	21
<b>Figure 41.</b>	Flip-Chip4 tape outline . . . . .	22
<b>Figure 42.</b>	DFN6 2x2 package outline . . . . .	23
<b>Figure 43.</b>	DFN6 2x2 recommended footprint . . . . .	24
<b>Figure 44.</b>	DFN6 2x2 tape outline . . . . .	25
<b>Figure 45.</b>	Marking composition (flip-chip) . . . . .	26

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

单击下面可查看定价，库存，交付和生命周期等信息

[>>STMicro\(意法半导体\)](#)