

## STL86N3LLH6AG

# Automotive-grade N-channel 30 V, 4 mΩ typ., 80 A STripFET™ H6 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID
STL86N3LLH6AG	30 V	5.2 mΩ	80 A



- AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss
- Logic level
- Wettable flank package

### **Applications**

• Switching applications

## **Description**

This device is an N-channel Power MOSFET developed using the STripFET™ H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STL86N3LLH6AG	86N3LLH6	PowerFLAT <sup>™</sup> 5x6	Tape and reel

October 2016 DocID026950 Rev 4 1/15

STL86N3LLH6AG

#### Contents

Cc	ontents		
1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.2	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™5x6 WF type R package information	9
	4.2	PowerFLAT™ 5x6 WF packing information	12
5	Revisio	n history	14



STL86N3LLH6AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	30	V
$V_{GS}$	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	80	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 70 °C	60	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	51	Α
I <sub>DM</sub> <sup>(1)</sup> , <sup>(2)</sup>	Drain current (pulsed)	320	Α
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	21	Α
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 70 °C	15.7	Α
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	13.1	Α
I <sub>DM</sub> <sup>(2)</sup> , <sup>(3)</sup>	Drain current (pulsed)	84	Α
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	60	W
P <sub>TOT</sub> <sup>(3)</sup>	Total dissipation at T <sub>pcb</sub> = 25 °C	4	
T <sub>stg</sub>	Storage temperature range	EE to 150	°C
Tj	Operating junction temperature range	- 55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.08	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	R <sub>thj-pcb</sub> <sup>(1)</sup> Thermal resistance junction-pcb 31.3		C/VV

#### Notes:

 $^{(1)}$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

 $<sup>\</sup>ensuremath{^{(1)}}$  The value is rated according to  $R_{thj\text{-c}}.$ 

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>\</sup>ensuremath{^{(3)}} The value is rated according to <math display="inline">R_{thj\text{-pcb}}.$ 

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0, I <sub>D</sub> = 1 mA	30			٧
_	Zero gate voltage	V <sub>GS</sub> = 0, V <sub>DS</sub> = 30 V			1	
drain current	V <sub>GS</sub> = 0, V <sub>DS</sub> = 30 V, T <sub>C</sub> = 125 °C			10	μA	
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0, V <sub>GS</sub> = ± 20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1	1.7	2.5	V
RDS(on)	Static drain-source on-	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10.5 A		4	5.2	mΩ
	resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10.5 A		6.7	7.6	mΩ

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		1350	1690	2030	pF
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz,	230	290	350	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0		176	210	pF
Qg	Total gate charge	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 21 A,	-	17	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 4.5 V	-	8	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14: "Test circuit for gate charge bahavior")		6	1	nC
R <sub>G</sub>	Gate input resistance	f = 1 MHz, Gate DC Bias = 0, Test signal level = 20 mV open drain, ID = 0	1.25	1.7	1.2	Ω

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 10.5 A,	1	9.5	1	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	30	-	ns
t <sub>d(off)</sub>	Turn-off delay time	See Figure 13: "Test circuit for resistive load switching times"	-	37	-	ns
t <sub>f</sub>	Fall time	and Figure 18: "Switching times" waveform"	1	12	ı	ns

Table 7: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		21	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		84	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 21 A, V <sub>GS</sub> = 0	-		1.1	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 10.5 A, di/dt = 100 A/μs		24		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 25 V See Figure 15: "Test circuit for inclustive lead switching and diado	-	16.8		nC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times"		1.4		Α


#### Notes:


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.


 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.


## 2.2 Electrical characteristics (curves)




















Figure 10: Normalized gate threshold voltage vs temperature AM08921v1 VGS(th) (norm) lo=250µA 1.2 1.0 0.8 0.6 0.4 -50 -25 0 25 50 75 100 TJ(°C)





Figure 12: Source-drain diode forward characteristics



47/

Test circuits STL86N3LLH6AG

## 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 Ω 1 KΩ


Vos 12 V 47 KΩ 100 Ω 1 KΩ


Vos 147 KΩ 100 Ω 1 KΩ

AM01468v1

Figure 15: Test circuit for inductive load switching and diode recovery times







#### **Package information** 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### PowerFLAT™5x6 WF type R package information 4.1

Figure 19: PowerFLAT™ 5x6 WF type R package outline




Table 8: PowerFLAT™ 5x6 WF type R mechanical data

•	able 6. FOWEIT LAT 5X	Titl type it illeditalilear	data
Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
е		1.27	
E	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°

- 3.81-

-5.40 --4.60 — - 3.15 <del>---</del> -1.90 — 0.46 0.80 -09.9 0.65 (x4)--1.27 -

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

8231817\_FOOTPRINT\_rev14

# 4.2 PowerFLAT™ 5x6 WF packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



R0.60

PART NO.

13.00

R25.00

Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL86N3LLH6AG

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
26-Sep-2014	1	First release.
21-Jan-2015	2	Document status promoted from preliminary to production data.  Updated Section 4: Package mechanical data.
03-Feb-2015	3	Updated title and features in cover page.
03-Oct-2016	4	Updated title and features in cover page. Updated Table 2: "Absolute maximum ratings" and Table 4: "On/off-states". Changed Figure 2: "Safe operating area" and Figure 3: "Thermal impedance".

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



# 单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)