

STM32L010F4 STM32L010K4

Value line ultra-low-power 32-bit MCU Arm[®]-based Cortex[®]-M0+, 16-Kbyte Flash memory, 2-Kbyte SRAM, 128-byte EEPROM, ADC

Datasheet - production data


www.st.com

Features

- Ultra-low-power platform
 - 1.8 V to 3.6 V power supply
 - –40 to 85 °C temperature range
 - 0.23 µA Standby mode (2 wakeup pins)
 - 0.29 μA Stop mode (16 wakeup lines)
 - 0.54 µA Stop mode + RTC + 2-Kbyte RAM retention
 - Down to 76 µA/MHz in Run mode
 - 5 μs wakeup time (from Flash memory)
 - 41 μA 12-bit ADC conversion at 10 ksps
- Core: Arm[®] 32-bit Cortex[®]-M0+
 - From 32 kHz to 32 MHz
 - 0.95 DMIPS/MHz
- Reset and supply management
 - Ultra-low-power BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low-power POR/PDR
- Clock sources
 - 0 to 32 MHz external clock
 - 32 kHz oscillator for RTC with calibration
 - High-speed internal 16 MHz factory-trimmed RC (±1%)
 - Internal low-power 37 kHz RC
 - Internal multispeed low-power 65 kHz to 4.2 MHz RC
 - PLL for CPU clock
- Pre-programmed bootloader
 - USART, SPI supported
- Development support
 - Serial wire debug supported
- Up to 26 fast I/Os (23 I/Os 5-Volt tolerant)
- Memories
 - 16-Kbyte Flash memory
 - 2-Kbyte RAM
 - 128 bytes of data EEPROM

This is information on a product in full production.

- 20-byte backup register
- Sector protection against R/W operation



- Analog peripherals
 - 12-bit ADC 1.14 Msps up to 10 channels (down to 1.8 V)
- 5-channel DMA controller, supporting ADC, SPI, I2C, USART and timers
- 4x peripherals communication interface
- 1x USART, 1x LPUART (low power)
- 1x SPI 16 Mbit/s
- 1x I2C (SMBus/PMBus)
- 7x timers: 1x 16-bit with up to 4 channels, 1x 16-bit with up to 2 channels, 1x 16-bit ultra-lowpower timer, 1x SysTick, 1x RTC and 2x watchdogs (independent/window)
- CRC calculation unit, 96-bit unique ID
- All packages are ECOPACK2 compliant.

August 2019 DS12323 Rev 3 1/91

Contents STM32L010F4/K4

Contents

1	Intro	duction		8
2	Desc	ription .		9
	2.1	Device	overview	. 10
	2.2	Ultra-lo	w-power device continuum	. 12
3	Fund	tional o	verview	. 13
	3.1	Low-po	wer modes	. 13
	3.2	Intercor	nnect matrix	. 16
	3.3	Arm [®] C	Cortex [®] -M0+ core	. 17
	3.4	Reset a	and supply management	. 18
		3.4.1	Power supply schemes	. 18
		3.4.2	Power supply supervisor	. 18
		3.4.3	Voltage regulator	. 18
		3.4.4	Boot modes	. 18
	3.5	Clock n	nanagement	. 19
	3.6	Low-po	wer real-time clock and backup registers	. 21
	3.7	Genera	ıl-purpose inputs/outputs (GPIOs)	. 21
	3.8	Memori	ies	. 22
	3.9	Direct n	nemory access (DMA)	. 22
	3.10	Analog-	-to-digital converter (ADC)	. 22
	3.11	Internal	voltage reference (V _{REFINT})	. 23
	3.12	System	configuration controller	. 23
	3.13	Timers	and watchdogs	. 24
		3.13.1	General-purpose timers (TIM2, TIM21)	. 24
		3.13.2	Low-power timer (LPTIM)	. 25
		3.13.3	SysTick timer	. 25
		3.13.4	Independent watchdog (IWDG)	. 25
		3.13.5	Window watchdog (WWDG)	. 25
	3.14	Commu	unication interfaces	. 25
		3.14.1	I2C bus	. 25
		3.14.2	Universal synchronous/asynchronous receiver transmitter (USART) .	. 26
		3.14.3	Low-power universal asynchronous receiver transmitter (LPUART)	. 27



		3.14.4	Serial peripheral interface (SPI)	27
	3.15	Cyclic	redundancy check (CRC) calculation unit	27
	3.16		wire debug port (SW-DP)	
	D :!		•	00
4	Pin d	lescript	ions	29
5	Mem	ory ma _l	pping	35
6	Elect	rical ch	naracteristics	36
	6.1	Param	eter conditions	36
		6.1.1	Minimum and maximum values	36
		6.1.2	Typical values	36
		6.1.3	Typical curves	36
		6.1.4	Loading capacitor	36
		6.1.5	Pin input voltage	36
		6.1.6	Power supply scheme	37
		6.1.7	Current consumption measurement	37
	6.2	Absolu	te maximum ratings	38
	6.3	Operat	ing conditions	40
		6.3.1	General operating conditions	40
		6.3.2	Embedded reset and power control block characteristics	40
		6.3.3	Embedded internal reference voltage	41
		6.3.4	Supply current characteristics	42
		6.3.5	Wakeup time from low-power mode	53
		6.3.6	External clock source characteristics	55
		6.3.7	Internal clock source characteristics	59
		6.3.8	PLL characteristics	61
		6.3.9	Memory characteristics	62
		6.3.10	EMC characteristics	63
		6.3.11	Electrical sensitivity characteristics	64
		6.3.12	I/O current injection characteristics	65
		6.3.13	I/O port characteristics	66
		6.3.14	NRST pin characteristics	70
		6.3.15	12-bit ADC characteristics	71
		6.3.16	Timer characteristics	75
		6.3.17	Communications interfaces	76



Contents STM32L010F4/K4

7	Pack	age information	82
	7.1	TSSOP20 package information	82
	7.2	LQFP32 package information	85
	7.3	Thermal characteristics	87
8	Orde	ring information	89
9	Revis	sion history	90

577

STM32L010F4/K4 List of tables

List of tables

Table 1.	STM32L010F4/K4 features and peripheral counts	. 10
Table 2.	CPU frequency range depending on dynamic voltage scaling	. 14
Table 3.	Functionalities depending on the working mode	
	(from Run/active down to Standby)	. 15
Table 4.	STM32L010F4/K4 peripherals interconnect matrix	. 16
Table 5.	Features of general purpose timers	. 24
Table 6.	I ² C implementation	. 26
Table 7.	USART implementation	. 26
Table 8.	SPI implementation	. 27
Table 9.	Legend/abbreviations used in the pinout table	. 30
Table 10.	Pin definitions	. 30
Table 11.	Alternate functions	. 33
Table 12.	Voltage characteristics	. 38
Table 13.	Current characteristics	. 39
Table 14.	Thermal characteristics	. 39
Table 15.	General operating conditions	. 40
Table 16.	Embedded reset and power control block characteristics	. 40
Table 17.	Embedded internal reference voltage calibration values	. 41
Table 18.	Embedded internal reference voltage	. 41
Table 19.	Current consumption in Run mode, code with data processing	
	running from Flash memory	. 43
Table 20.	Current consumption in Run mode vs code type, code with data processing	
	running from Flash memory	. 44
Table 21.	Current consumption in Run mode, code with data processing running from RAM	. 45
Table 22.	Current consumption in Run mode vs code type, code with data processing	
	running from RAM	. 46
Table 23.	Current consumption in Sleep mode	. 46
Table 24.	Current consumption in Low-power run mode	. 48
Table 25.	Current consumption in Low-power sleep mode	. 49
Table 26.	Typical and maximum current consumptions in Stop mode	. 50
Table 27.	Typical and maximum current consumptions in Standby mode	
Table 28.	Average current consumption during wakeup	. 51
Table 29.	Peripheral current consumption in run or Sleep mode	
Table 30.	Peripheral current consumption in Stop and Standby mode	. 53
Table 31.	Low-power mode wakeup timings	
Table 32.	High-speed external user clock characteristics	. 55
Table 33.	Low-speed external user clock characteristics	. 56
Table 34.	HSE oscillator characteristics	. 57
Table 35.	LSE oscillator characteristics	. 58
Table 36.	16 MHz HSI16 oscillator characteristics	. 59
Table 37.	LSI oscillator characteristics	. 60
Table 38.	MSI oscillator characteristics	. 60
Table 39.	PLL characteristics	. 61
Table 40.	RAM and hardware registers	
Table 41.	Flash memory and data EEPROM characteristics	
Table 42.	Flash memory and data EEPROM endurance and retention	
Table 43.	EMS characteristics	
Table 44.	EMI characteristics	. 64



DS12323 Rev 3 5/91

List of tables STM32L010F4/K4

Table 45.	ESD absolute maximum ratings	5
Table 46.	Electrical sensitivities	
Table 47.	I/O current injection susceptibility	
Table 48.	I/O static characteristics	
Table 49.	Output voltage characteristics	
Table 50.	I/O AC characteristics	
Table 51.	NRST pin characteristics	
Table 52.	ADC characteristics	
Table 53.	R _{AIN} max for f _{ADC} = 16 MHz	
Table 54.	ADC accuracy	
Table 55.	TIMx characteristics	
Table 56.	I2C analog filter characteristics	3
Table 57.	SPI characteristics in voltage Range 1	
Table 58.	SPI characteristics in voltage Range 2	3
Table 59.	SPI characteristics in voltage Range 3)
Table 60.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package mechanical data	2
Table 61.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data 86	3
Table 62.	Thermal characteristics88	3
Table 63.	Document revision history)



STM32L010F4/K4 List of figures

List of figures

Figure 1.	STM32L010F4/K4 block diagram11
Figure 2.	Clock tree
Figure 3.	STM32L010F4/K4 TSSOP20 pinout
Figure 4.	STM32L010F4/K4 LQFP32 pinout
Figure 5.	Pin loading conditions
Figure 6.	Pin input voltage
Figure 7.	Power supply scheme
Figure 8.	Current consumption measurement scheme
Figure 9.	I _{DD} vs V _{DD} , Run mode, code running from Flash memory, Range 2, HSI, 1 ws 44
Figure 10.	I_{DD} vs V_{DD} , Run mode, code running from Flash memory, Range 2, HSE bypass, 1 ws . 45
Figure 11.	I_{DD} vs V_{DD} , Low-power run mode executed from RAM, Range 3, MSI at 65 KHz, 0 ws 48
Figure 12.	I _{DD} vs V _{DD} , Stop mode with RTC enabled and running from LSE on low drive 49
Figure 13.	I _{DD} vs V _{DD} , Stop mode with RTC disabled, all clocks off50
Figure 14.	High-speed external clock source AC timing diagram
Figure 15.	Low-speed external clock source AC timing diagram
Figure 16.	HSE oscillator circuit diagram57
Figure 17.	Typical application with a 32.768 kHz crystal
Figure 18.	HSI16 minimum and maximum value versus temperature
Figure 19.	VIH/VIL versus VDD (CMOS I/Os)
Figure 20.	VIH/VIL versus VDD (TTL I/Os)
Figure 21.	I/O AC characteristics definition
Figure 22.	Recommended NRST pin protection
Figure 23.	ADC accuracy characteristics
Figure 24.	Typical connection diagram using the ADC
Figure 25.	SPI timing diagram - slave mode and CPHA = 0
Figure 26.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ 80
Figure 27.	SPI timing diagram - master mode ⁽¹⁾
Figure 28.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
	package outline82
Figure 29.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
	package footprint
Figure 30.	TSSOP20 marking example (package top view)
Figure 31.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline
Figure 32.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package
	recommended footprint86
Figure 33.	LQFP32 marking example (package top view)



DS12323 Rev 3 7/91

Introduction STM32L010F4/K4

1 Introduction

The STM32L010F4/K4 ultra-low-power microcontrollers are part of the STM32L010 value line.

The STM32L010F4/K4 features make these ultra-low-power microcontrollers suitable for a wide range of applications:

- gas/water meters and industrial sensors
- healthcare and fitness equipment
- remote control and user interfaces
- PC peripherals, gaming, GPS equipment
- alarm systems, wired and wireless sensors, video intercom

This datasheet must be read in conjunction with the STM32L010 value line reference manual (RM0451).

For information on the Arm^{®(a)} Cortex[®]-M0+ core, refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the STM32L010F4/K4.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32L010F4/K4 Description

2 Description

The ultra-low-power STM32L010F4/K4 microcontrollers incorporate the high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at 32 MHz, high-speed embedded memories (16 Kbytes of Flash program memory, 128 bytes of data EEPROM and 2 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L010F4/K4 provide high power efficiency over a wide performance range. This is achieved with a large choice of internal and external clock sources, internal voltage adaptation, and several low-power modes.

The STM32L010F4/K4 offer several analog features: one 12-bit ADC with hardware oversampling, several timers, one low-power timer (LPTIM), two general-purpose 16-bit timers, one RTC and one SysTick that can be used as timebases. The STM32L010F4/K4 also feature two watchdogs, one watchdog with independent clock and window capability, and one window watchdog based on the bus clock.

Moreover, the STM32L010F4/K4 embed standard and advanced communication interfaces: one I2C, one SPI, one USART, and a low-power UART (LPUART).

The STM32L010F4/K4 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L010F4/K4 operate from a 1.8 to 3.6 V power supply and in the –40 to + 85 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.



DS12323 Rev 3 9/91

Description STM32L010F4/K4

2.1 Device overview

Table 1. STM32L010F4/K4 features and peripheral counts

Feature an	d peripheral count	STM32L010F4	STM32L010K4			
Flash memory (Kby	ytes)	16				
Data EEPROM (by	tes)	12	8			
RAM (Kbytes)		2				
Timers	General-purpose	2				
Timers	LPTIM	1				
RTC / SYSTICK / I	WDG / WWDG	1/1/	1/1			
	SPI	1				
Communication	I ² C	1				
interfaces	USART	1				
	LPUART	1				
GPIOs	-	16	26			
Clocks: HSE ⁽¹⁾ / LS	SE / HSI / MSI / LSI	1/1/1/1				
12-bit synchronized channels	d ADC / Number of	1/7	1/10			
Maximum CPU free	quency	32 MHz				
Operating voltage r	ange	1.8 to 3.6 V				
Operating tempera	tures	Ambient temperature: –40 to +85 °C Junction temperature: –40 to +105 °C				
Package		TSSOP20	LQFP32			

^{1.} HSE available only as external clock input (HSE bypass).

47/

STM32L010F4/K4 Description




Figure 1. STM32L010F4/K4 block diagram



DS12323 Rev 3 11/91

Description STM32L010F4/K4

2.2 Ultra-low-power device continuum

The ultra-low-power microcontrollers' family offers a large choice of core and features, from 8-bit proprietary core up to Arm[®] Cortex[®]-M4, including Arm[®] Cortex[®]-M3 and Arm[®] Cortex[®]-M0+. The STM32Lx series are the best choice to answer application needs in terms of ultra-low-power features and the best solution for applications such as gas/water meter, keyboard/mouse or fitness and healthcare applications.

Several built-in features, like LCD drivers, dual-bank memory, low-power Run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many others, definitely help building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand.

Thanks to this scalability, any legacy application can be upgraded to respond to the latest market feature and efficiency requirements.

3 Functional overview

3.1 Low-power modes

The STM32L010F4/K4 support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic, can be adjusted according to the maximum operating frequency of the system.

There are three power consumption ranges:

- Range 1 with the CPU running at up to 32 MHz
- Range 2 with a maximum CPU frequency of 16 MHz
- Range 3 with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. The power consumption in this mode, at 16 MHz, is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize its operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize its operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example is to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, HSE input, MSI and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in Low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line. In 3.5 μ s, the processor serves the interrupt or resume the code. The EXTI line source can be any GPIO, the RTC alarm/tamper/timestamp/wakeup events, or the USART/I2C/LPUART/LPTIM wakeup events.



DS12323 Rev 3 13/91

Functional overview STM32L010F4/K4

Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped. The PLL, MSI RC, HSI and LSI RC, HSE bypass input and LSE crystal oscillator are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in Low-power mode. The device can be woken up from Stop mode by any of the EXTI line. In 3.5 μ s, the processor serves the interrupt or resume the code. The EXTI line source can be any GPIO. It can also be wakened by the USART/I2C/LPUART/LPTIM wakeup events.

Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE bypass and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 kHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC wakeup event occurs.

Standby mode without RTC

Note:

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE bypass and LSE crystal oscillator are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 kHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

For power supply voltage range 1.8 V-2.0 V, CPU frequency changes from initial to final must respect the condition: $f_{CPU\ initial} < 4f_{CPU\ initial}$. It must also respect 5 µs delay between two changes. For example, switch from 4.2 MHz to 32 MHz can be split in switch from 4.2 MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

Table 2. CPU frequency range depending on dynamic voltage scaling

CPU frequency range (number of wait state)	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) - 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) - 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

Table 3. Functionalities depending on the working mode (from Run/active down to Standby) $^{(1)(2)}$

	Dun/oative	Clean	Low-	Low-	Stop mode		Standby mode	
IP	Run/active mode	Sleep mode	run mode	power sleep mode		Wakeup capability		Wakeup capability
CPU	Y	-	Υ	-	-	-	-	-
Flash memory	0	0	0	0	-	-	-	-
RAM	Y	Y	Υ	Υ	Υ	-	-	-
Backup registers	Y	Y	Υ	Υ	Υ	-	Υ	-
EEPROM	0	0	0	0	-	-	-	-
Brownout reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0	-	-	-	-
Power-on/down reset (POR/PDR)	Y	Υ	Υ	Υ	Υ	Y	Υ	Y
High speed internal (HSI)	0	0	-	-	(3)	-	-	-
High speed external (HSE)	0	0	0	0	-	-	-	-
Low speed internal (LSI)	0	0	0	0	0	-	0	-
Low speed external (LSE)	0	0	0	0	0	-	0	-
Multispeed internal (MSI)	0	0	Υ	Y	-	-	-	-
Interconnect controller	Y	Υ	Υ	Υ	Υ	-	-	-
RTC	0	0	0	0	0	0	0	-
RTC tamper	0	0	0	0	0	0	0	0
Auto wakeup (AWU)	0	0	0	0	0	-	0	0
USART	0	0	0	0	O ⁽⁴⁾	0	-	-
LPUART	0	0	0	0	O ⁽⁴⁾	0	-	-
SPI	0	0	0	0	-	-	-	-
I2C	0	0	-	-	O ⁽⁵⁾	0	-	-
ADC	0	0	-	-	-	-	-	-
16-bit timers	0	0	0	0	-	-	-	-
LPTIM	0	0	0	0	0	0	1	-
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0			-	-
SysTick timer	0	0	0	0	-	-	1	-
GPIOs	0	0	0	0	0 0		1	2 pins
Wakeup time to Run mode	0 µs	6 CPU cycles	3 µs	7 CPU cycles		5 µs		65 µs



DS12323 Rev 3 15/91

Table 3. Functionalities depending on the working mode (from Run/active down to Standby)(1)(2) (continued)

	Run/active	Sloon	Low-	Low-	Stop mode		Standby mode	
IP	mode	Sleep mode	run mode	power sleep mode		Wakeup capability		Wakeup capability
	Down to 140 μA/MHz (from Flash memory)	Down to 37 µA/MHz (from Flash memory)	Down	Down to 4.5 μA		9 μA (no V _{DD} =1.8 V		A (no RTC) _D =1.8 V
Consumption						4 μA (with V _{DD} =1.8 V		A (with RTC) D=1.8 V
V _{DD} =1.8 to 3.6 V (typ)			to 8 µA		0.34 μA (no RTC) V _{DD} =3.0 V		0.23 μA (no RTC) V _{DD} =3.0 V	
						7 μA (with V _{DD} =3.0 V		A (with RTC) D=3.0 V

^{1.} Legend:

- 2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.
- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- USART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the USART has to wake up or keep running the HSI clock.
- 5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It wakes up the HSI during reception.

3.2 **Interconnect matrix**

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 4. STM32L010F4/K4 peripherals interconnect matrix

Interconnect source	Inter- connect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
TIMx	TIMx	Timer triggered by other timer	Υ	Υ	Υ	Υ	-
RTC	TIM21	Timer triggered by auto wakeup	Υ	Υ	Υ	Y	-
RIC	LPTIM1	Timer triggered by RTC event	Υ	Υ	Υ	Y	Υ
All clocks	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Υ	Y	-



[&]quot;Y" = Yes (enable).
"O" = Optional (can be enabled/disabled by software)
"-" = Not available

I ow-Inter-Low-Interconnect Sleep power power connect Interconnect action Run Stop source sleep destination run TIMx Timer input channel and trigger Υ Υ **GPIO** LPTIM1 Υ Υ Υ Υ Υ Timer input channel and trigger **ADC** Υ Υ Υ Υ Conversion trigger

Table 4. STM32L010F4/K4 peripherals interconnect matrix (continued)

3.3 Arm[®] Cortex[®]-M0+ core

The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded Arm core, the STM32L010F4/K4 are compatible with all Arm tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L010F4/K4 embed a nested vectored interrupt controller, able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable nested vectored interrupt controller (NVIC), to deliver industry-leading interrupt performance.

The NVIC includes a non-maskable interrupt (NMI) and provides zero jitter interrupt option plus four interrupt priority levels.

The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates sleep modes, such as a deep-sleep function that enables the entire device to enter rapidly Stop or Standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.



DS12323 Rev 3 17/91

Functional overview STM32L010F4/K4

3.4 Reset and supply management

3.4.1 Power supply schemes

• **V**_{DD} (1.8 to 3.6 V): external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.

V_{SSA}, V_{DDA} (1.8 to 3.6 V): external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.4.2 Power supply supervisor

The STM32L010F4/K4 feature an integrated zeropower power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

After the V_{DD} threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently.

The BOR is active at power-on, and ensures proper operation starting from 1.8 V, whatever the power ramp-up phase before it reaches 1.8 V.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 kHz oscillator, RCC CSR).

3.4.4 Boot modes

At startup, BOOT0 pin and nBOOT0, nBOOT1 and nBOOT_SEL option bits are used to select one of the three following boot options:

- Boot from Flash memory
- Boot from system memory
- Boot from embedded RAM

The bootloader is located in system memory. It is used to reprogram the Flash memory by using SPI1 (PA4, PA5, PA6 and PA7) or USART2 (PA2, PA3).

If the bootloader is activated (the bootloader is active on all empty devices due to the empty check mechanism), then the above mentioned bits are configured depending on whether SPI1 or USART2 functionality is used.

See the application note *STM32 microcontroller system memory boot mode* (AN2606) for more details.



3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. Its associated features are the listed below:

Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources are available to drive the master clock SYSCLK:

- 0-32 MHz high-speed external (HSE bypass), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
- multispeed internal RC oscillator (MSI), trimmable by software, able to generate seven frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz and 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

Auxiliary clock source

Two ultra-low-power clock sources can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

RTC clock sources

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

Clock security system (CSS)

This feature can be enabled by software. If an LSE clock failure occurs, it provides an interrupt or wakeup event that is generated assuming it has been previously enabled. This feature is not available on the HSE clock.

Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz.

See *Figure 2* for details on the clock tree.



DS12323 Rev 3 19/91

Functional overview STM32L010F4/K4

Figure 2. Clock tree @V33 Enable Watchdog Watchdog LS Legenda LSI tempo LSI RC HSE = High-speed external clock signal HSI = High-speed internal clock signal LSI = Low-speed internal clock signal RTCSEL RTC2 enable LSE = Low-speed external clock signal MSI = Multispeed internal clock signal RTC LSE OSC LSE tempo LSU LSD LSD @V18 @V33 MCOSEL ADC enable LSI ADCCLK MSI RC MSI Level shifters MCO / 1,2,4,8,16 @V18 not deepsleep / 2,4,8,16 CK_PWR @V33 not deepsleep ck rchs / 1,4 HSI16 RC HSI16 Level shifters **FCLK** not (sleep or @V18 deepsleep) System Clock HCLK deepsleep)-- / 8 MSI TIMxCLK @V33 HSI16 AHB HSE OSC **PRESC** 4 MHz HSE PCLK1 to APB1 / 1,2,..., 512 Level shifters peripherals APB1 PRESC PLLCLK @V18 @V33 ck_pllin PLL 1,2,4,8,16 LSU Peripheral 3,4,6,8,12,16, 24,32,48 @V33 clock enable to TIMx 1 MHz Clock If (APB1 presc=1) x1-else x2) / 2,3,4 Detector Level shifters Peripheral @V_{DDCORE} clock enable
PCLK2 to APB2 Clock LSD 32 MHz Source APB2 peripherals max. Control PRESC 1,2,4,8,16 Peripheral clock enable to TIMx If (APB2 presc=1) x1 else x2) Peripherals LSI enable LPTIMCLK Peripherals LSE enabl<u>e</u> HSI16 SYSCLK LPUART/ **PCLK** Peripherals UARTCLK enable I2C1CLK

20/91 DS12323 Rev 3

MSv34747V2

3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including Standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD (binary-coded decimal) timer/counter. Its main features are the following:

- Calendar with subsecond, second, minute, hour (12 or 24 format), week, day, date, month and year, in BCD format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wakeup capability from Stop and Standby modes
- Periodic wakeup from Stop and Standby modes, with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize with a master clock.
- Reference clock detection: a more precise second-source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes, on tamper event detection.
- Timestamp feature that can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The possible RTC clock sources are listed below:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 37 kHz)
- the high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIOs are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated I/O bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 23 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI detects an external line with a pulse width shorter than the Internal APB2 clock period. Up to 26 GPIOs can be connected to the



DS12323 Rev 3 21/91

Functional overview STM32L010F4/K4

16 configurable interrupt/event lines. The 7 other lines are connected to RTC, USART, I2C, LPUART or LPTIM events.

3.8 Memories

The STM32L010F4/K4 integrate the following memories:

- 2 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait state. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- the non-volatile memory divided into three arrays:
 - 16 Kbytes of embedded Flash program memory
 - 128 bytes of data EEPROM
 - information block containing 32 user and factory options bytes, plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (4-Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected

The Flash memory cannot be read or written if either debug features are connected or boot in RAM is selected.

• **Level 2**: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

3.9 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I2C, USART, LPUART, general-purpose timers, and ADC.

3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into the STM32L010F4/K4. The ADC has up to 10 external channels and one internal channel (voltage reference). Three channels (PA0, PA4 and PA5) are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 Msps even with a low CPU speed. The ADC consumption is low at all



frequencies (\sim 25 µA at 10 ksps, \sim 200 µA at 1 Msps). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits. See the application note Improving STM32F1x and STM32L1x ADC resolution by oversampling (AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.11 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (since no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area (see *Table 17: Embedded internal reference voltage calibration values*). It is accessible in read-only mode.

Reference voltage

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.12 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21 and LPTIM1 timer input captures. The system configuration controller also controls the routing of internal analog signals to the ADC and the internal reference voltage $V_{\rm RFFINT}$.



DS12323 Rev 3 23/91

Functional overview STM32L010F4/K4

3.13 Timers and watchdogs

The ultra-low-power STM32L010F4/K4 include two general-purpose timers, one low-power timer (LPTIM1), two watchdog timers and the SysTick timer.

3.13.1 General-purpose timers (TIM2, TIM21)

Table 5 compares the features of the general-purpose timers.

Table 5. Features of general purpose timers

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No

TIM₂

This timer is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler and four independent channels for input capture/output compare, PWM or one-pulse mode output.

TIM2 can work together and be synchronized with the TIM21 timer via the Timer Link feature for synchronization or event chaining. The TIM2 counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21

This timer is based on a 16-bit auto-reload up/down counter. It includes a 16-bit prescaler and two independent channels for input capture/output compare, PWM or one-pulse mode output. TIM21 can work together and be synchronized with TIM2.

TIM21 can also be used as a simple timebase and be clocked by the LSE (32.768 kHz) to provide independent timebase from the main CPU clock.

3.13.2 Low-power timer (LPTIM)

LPTIM1 has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. This timer is able to wakeup the STM32L010F4/K4 from Stop mode.

LPTIM1 supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM1 input (working even with no internal clock source running, used by the pulse counter application)
- Programmable digital glitch filter
- Encoder mode

3.13.3 SysTick timer

This timer is dedicated to the OS, but can also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.13.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. IWDG can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.13.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.14 Communication interfaces

3.14.1 I²C bus

One I²C interface (I2C1) can operate in multimaster or slave mode. The I²C interface can support Standard mode up to 100 kbit/s and Fast mode (Fm) up to 400 kbit/s.

The I²C interface supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask).



DS12323 Rev 3 25/91

Functional overview STM32L010F4/K4

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Refer to *Table 6* for the supported modes and features of I2C interface.

Table 6. I2C implementation

I2C features ⁽¹⁾	I2C1
7-bit addressing mode	Х
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast mode plus with 20 mA output drive I/Os (up to 1 Mbit/s)	-
Independent clock	Х
SMBus	Х
Wakeup from Stop	Х

^{1.} X = supported.

3.14.2 Universal synchronous/asynchronous receiver transmitter (USART)

The USART interface (USART2) is able to communicate at speeds of up to 4 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode and single-wire half-duplex communication mode.

The UART2 interface can be served by the DMA controller.

Table 7 for the supported modes and features of the USART interface.

Table 7. USART implementation

USART modes/features ⁽¹⁾	USART2
Hardware flow control for modem	Х
Continuous communication using DMA	Х
Multiprocessor communication	Х
Synchronous mode	-
Smartcard mode	-
Single-wire half-duplex communication	Χ
IrDA SIR ENDEC block	-
LIN mode	-
Dual clock domain and wakeup from Stop mode	-
Receiver timeout interrupt	-
Modbus communication	-



Table 7. USART implementation (continued)

USART modes/features ⁽¹⁾	USART2
Auto baud rate detection (4 modes)	-
Driver enable	X

^{1.} X = supported.

3.14.3 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32L010F4/K4 embed one low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode, using baudrates up to 46 kbauds. The wakeup events from Stop mode are programmable and can be one of the following:

- start bit detection
- any received data frame
- a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 bauds. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.14.4 Serial peripheral interface (SPI)

The SPI is able to communicate at up to 16 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card / MMC modes.

The SPI can be served by the DMA controller.

Refer to Table 8 for the supported modes and features of SPI interface.

Table 8. SPI implementation

SPI features ⁽¹⁾	SPI1
Hardware CRC calculation	Х
I2S mode	-
TI mode	Х

^{1.} X = supported.

3.15 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.




DS12323 Rev 3 27/91

Functional overview STM32L010F4/K4

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps to compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.16 Serial wire debug port (SW-DP)


An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



STM32L010F4/K4 Pin descriptions


4 Pin descriptions

Figure 3. STM32L010F4/K4 TSSOP20 pinout



1. The above figure shows the package top view.

Figure 4. STM32L010F4/K4 LQFP32 pinout



1. The above figure shows the package top view.



DS12323 Rev 3 29/91

Pin descriptions STM32L010F4/K4

Table 9. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition				
Pin r	name	-	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name				
		S	Supply pin				
Pin	type	I	Input only pin				
		I/O	Input/output pin				
		FT 5 V tolerant I/O					
I/O str	ucture	TTa 3.3 V tolerant I/O directly connected to the ADC					
		TC Standard 3.3 V I/O					
No	ites	Unless otherwise specified by	y a note, all I/Os are set as analog inputs during and after reset.				
Pin	Alternate functions	Functions selected through GPIOx_AFR registers					
functions	Additional functions	Functions directly selected/enabled through peripheral registers					

Table 10. Pin definitions

_	in nber			I/O		Pin functions		
TSSOP20	LQFP32	Pin name (function after reset)	Pin type	struct ure	Not es	Alternate functions	Additional functions	
-	1	VDD	S	-	(1)	-	-	
2	2	PC14-OSC32_IN	I/O	FT	-	-	OSC32_IN	
3	3	PC15-OSC32_OUT	I/O	TC	-	-	OSC32_OUT	
4	4	NRST	I/O	RST	(2)	-	-	
5	5	VDDA	S	-	(3)	-	-	
6	6	PA0-CK_IN	I/O	TTa	-	USART2_RX, LPTIM1_IN1, TIM2_CH1, USART2_CTS, TIM2_ETR, LPUART1_RX	ADC_IN0, RTC_TAMP2/WKUP1/ CK_IN	
7	7	PA1	I/O	FT	-	EVENTOUT, LPTIM1_IN2, TIM2_CH2, I2C1_SMBA, USART2_RTS, TIM21_ETR, LPUART1_TX	ADC_IN1	
8	8	PA2	I/O	TTa	-	TIM21_CH1, TIM2_CH3, USART2_TX, LPUART1_TX	ADC_IN2, RTC_TAMP3/RTC_TS/ RTC_OUT/WKUP3	
9	9	PA3	I/O	FT	-	TIM21_CH2, TIM2_CH4, USART2_RX, LPUART1_RX ADC_IN3		



STM32L010F4/K4 Pin descriptions

Table 10. Pin definitions (continued)

	in nber			DIE 10. I		Pin functions		
TSSOP20	LQFP32	Pin name (function after reset)	Pin type	I/O struct ure	Not es	Alternate functions	Additional functions	
10	10	PA4	I/O	TTa	-	SPI1_NSS, LPTIM1_IN1, LPTIM1_ETR, I2C1_SCL, USART2_CK, TIM2_ETR, LPUART1_TX	ADC_IN4	
11	11	PA5	I/O	ТТа	-	SPI1_SCK, LPTIM1_IN2, TIM2_ETR, TIM2_CH1	ADC_IN5	
12	12	PA6	I/O	FT	-	SPI1_MISO, LPTIM1_ETR, LPUART1_CTS, EVENTOUT	ADC_IN6	
13	13	PA7	I/O	FT	-	SPI1_MOSI, LPTIM1_OUT, USART2_CTS, TIM21_ETR, EVENTOUT	ADC_IN7	
-	14	PB0	I/O	FT	-	EVENTOUT, SPI1_MISO, TIM2_CH2, USART2_RTS, TIM2_CH3	ADC_IN8, VREF_OUT	
14	15	PB1	I/O	FT	-	USART2_CK, SPI1_MOSI, LPTIM1_IN1, LPUART1_RTS, TIM2_CH4	ADC_IN9, VREF_OUT	
15	16	VSS	S	-	(4)	-	-	
16	17	VDD	S	-	(1)	-	-	
-	18	PA8	I/O	FT	-	MCO, LPTIM1_IN1, EVENTOUT, USART2_CK, TIM2_CH1	-	
17	19	PA9	I/O	FT	ı	MCO, I2C1_SCL, LPTIM1_OUT, USART2_TX, TIM21_CH2	-	
18	20	PA10	I/O	FT	-	TIM21_CH1, I2C1_SDA, RTC_REFIN, USART2_RX, TIM2_CH3	-	
-	21	PA11	I/O	FT	-	SPI1_MISO, LPTIM1_OUT, EVENTOUT, USART2_CTS, TIM21_CH2	-	
-	22	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT, USART2_RTS	-	
19	23	PA13	I/O	FT	-	SWDIO, LPTIM1_ETR, I2C1_SDA, SPI1_SCK, LPUART1_RX	-	
20	24	PA14	I/O	FT	-	SWCLK, LPTIM1_OUT, I2C1_SMBA, USART2_TX, SPI1_MISO, LPUART1_TX	-	
-	25	PA15	I/O	FT	-	SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	-	



DS12323 Rev 3 31/91

Pin descriptions STM32L010F4/K4

Table 10. Pin definitions (continued)

_	in nber			I/O		Pin functions		
TSSOP20	LQFP32	Pin name (function after reset)	Pin type	struct ure	Not es	Alternate functions	Additional functions	
-	26	PB3	I/O	FT	-	SPI1_SCK, TIM2_CH2, EVENTOUT	-	
-	27	PB4	I/O	FT	-	SPI1_MISO, EVENTOUT	-	
-	28	PB5	I/O	FT	-	SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM21_CH1	-	
-	29	PB6	I/O	FT	-	USART2_TX, I2C1_SCL, LPTIM1_ETR, TIM2_CH3, LPUART1_TX	-	
-	30	PB7	I/O	FT	-	USART2_RX, I2C1_SDA, LPTIM1_IN2, TIM2_CH4, LPUART1_RX	VREF_PVD_IN	
1	31	PB9-BOOT0	I	В	-	-	-	
-	32	VSS	S	-	(4)			

^{1.} Digital power supply.

^{2.} Device reset input/internal reset output (active low).

^{3.} Analog power supply.

^{4.} Digital and analog ground.



Table 11. Alternate functions

		AF0	AF1	AF2	AF3	AF4	AF5	AF6
	Port	SPI1/USART2/ TIM21/ EVENOUT/ SYS_AF	SPI1/I2C1/ LPTIM	LPUART1/ LPTIM/TIM2/E VENOUT/ SYS_AF	I2C1/EVENOUT	I2C1/ USART2/ LPUART1/ EVENOUT	SPI1/TIM2/ TIM21	LPUART1/ EVENOUT
	PA0	USART2_RX	LPTIM1_IN1	TIM2_CH1	-	USART2_CTS	TIM2_ETR	LPUART1_RX
	PA1	EVENTOUT	LPTIM1_IN2	TIM2_CH2	I2C1_SMBA	USART2_RTS	TIM21_ETR	LPUART1_TX
	PA2	TIM21_CH1	-	TIM2_CH3	-	USART2_TX	-	LPUART1_TX
	PA3	TIM21_CH2	-	TIM2_CH4	-	USART2_RX	-	LPUART1_RX
	PA4	SPI1_NSS	LPTIM1_IN1	LPTIM1_ETR	I2C1_SCL	USART2_CK	TIM2_ETR	LPUART1_TX
	PA5	SPI1_SCK	LPTIM1_IN2	TIM2_ETR	-	-	TIM2_CH1	-
	PA6	SPI1_MISO	LPTIM1_ETR		-	LPUART1_CTS	-	EVENTOUT
Dort A	PA7	SPI1_MOSI	LPTIM1_OUT		-	USART2_CTS	TIM21_ETR	EVENTOUT
Port A	PA8	MCO	-	LPTIM1_IN1	EVENTOUT	USART2_CK	TIM2_CH1	-
	PA9	MCO	I2C1_SCL	LPTIM1_OUT	-	USART2_TX	TIM21_CH2	-
	PA10	TIM21_CH1	I2C1_SDA	RTC_REFIN	-	USART2_RX	TIM2_CH3	-
	PA11	SPI1_MISO	LPTIM1_OUT	EVENTOUT	-	USART2_CTS	TIM21_CH2	-
	PA12	SPI1_MOSI	-	EVENTOUT	-	USART2_RTS	-	-
	PA13	SWDIO	LPTIM1_ETR	-	I2C1_SDA	-	SPI1_SCK	LPUART1_RX
	PA14	SWCLK	LPTIM1_OUT	-	I2C1_SMBA	USART2_TX	SPI1_MISO	LPUART1_TX
	PA15	SPI1_NSS	-	TIM2_ETR	EVENTOUT	USART2_RX	TIM2_CH1	-

		AF0	AF1	AF2	AF3	AF4	AF5	AF6
Port		SPI1/USART2/ TIM21/ EVENOUT/ SYS_AF	SPI1/I2C1/ LPTIM	LPUART1/ LPTIM/TIM2/E VENOUT/ SYS_AF	I2C1/EVENOUT	I2C1/ USART2/ LPUART1/ EVENOUT	SPI1/TIM2/ TIM21	LPUART1/ EVENOUT
	PB0	EVENTOUT	SPI1_MISO	TIM2_CH2	-	USART2_RTS	TIM2_CH3	-
	PB1	USART2_CK	SPI1_MOSI	LPTIM1_IN1	·	LPUART1_RTS	TIM2_CH4	-
	PB3	SPI1_SCK	-	TIM2_CH2	-	EVENTOUT	-	-
Port B	PB4	SPI1_MISO	-	EVENTOUT	·	-	-	-
	PB5	SPI1_MOSI	-	LPTIM1_IN1	I2C1_SMBA	-	TIM21_CH1	-
	PB6	USART2_TX	I2C1_SCL	LPTIM1_ETR	-	-	TIM2_CH3	LPUART1_TX
	PB7	USART2_RX	I2C1_SDA	LPTIM1_IN2	-	-	TIM2_CH4	LPUART1_RX



STM32L010F4/K4 Memory mapping

5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.



DS12323 Rev 3 35/91

Electrical characteristics STM32L010F4/K4

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.8 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 5.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 6*.



6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) 10 GP I/Os Kernel logic (CPU, Digital & Logic Memories) Regulator N × 100 nF + 1 × 10 µF V_{DDA} V_{DDA} 100 nF **=** Analog: + 1 µF ADC RC,PLL,.... V_{SSA}

Figure 7. Power supply scheme

1. V_{SSA} is internally connected to V_{SS} on all packages.

Current consumption measurement 6.1.7

VDDA IDD NxVDD N × 100 nF $+ 1 \times 10 \mu F$ NxVSS MSv34711V1

Figure 8. Current consumption measurement scheme

MSv48106V1

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 12: Voltage characteristics*, *Table 13: Current characteristics*, and *Table 14: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Table 12. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V _{DDA} , V _{DD}) ⁽¹⁾	-0.3	4.0	
	Input voltage on FT pin	V _{SS} - 0.3	V _{DD} + 4.0	
V _{IN} ⁽²⁾	Input voltage on TC pins	V _{SS} - 0.3	4.0	V
VIN.	Input voltage on BOOT0	V _{SS}	V _{DD} + 4.0	
	Input voltage on any other pin	V _{SS} - 0.3	4.0	
$ \Delta V_{DD} $	Variations between different V _{DDx} power pins	-	50	
$ V_{DDA}-V_{DDx} $	V _{DDA} -V _{DDx}		300	mV
ΔV _{SS}	Variations between all different ground pins	- 50		
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Secti	ion 6.3.11	V

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.



^{2.} V_{IN} maximum must always be respected. Refer to *Table 13* for maximum allowed injected current values.

^{3.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. its value does not need to respect this rule.

Table 13. Current characteristics

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	105	
ΣI _{VSS} ⁽²⁾	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	105	
ΣΙ _{VDDIO2}	Total current into sum of all V _{DDIO2} power lines (source)	25	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
,	Output current sunk by any I/O and control pin	16	^
I _{IO}	Output current sourced by any I/O and control pin	-16	- mA
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	90	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-90	
1	Injected current on FT, RST and B pins	-5/+0 ⁽³⁾	1
I _{INJ(PIN)}	Injected current on TC pin	±5 ⁽⁴⁾	1
ΣI _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±25	1

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 12* for maximum allowed input voltage values.
- 4. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 12* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 14. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C



DS12323 Rev 3 39/91

This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

6.3 Operating conditions

6.3.1 General operating conditions

Table 15. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	32	
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	32	
V_{DD}	Standard operating voltage	-	1.8	3.6	V
V _{DDA}	Analog operating voltage (all features)	Must be the same voltage as V _{DD} ⁽¹⁾	1.8	3.6	V
	Input voltage on FT and RST pins ⁽²⁾	$2.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-0.3	5.5	
\ \/	input voltage of the and NOT pins	$1.8 \text{ V} \le \text{V}_{DD} \le 2.0 \text{ V}$	-0.3	5.2	V
V _{IN}	Input voltage on BOOT0 pin	-	0	5.5]
	Input voltage on TC pin	-	-0.3	V _{DD} + 0.3	
P _D	Power dissipation at T _A = 85 °C ⁽³⁾	TSSOP20/ LQFP32	-	270/ 333	mW
ТА	Temperature range	-	-40	85	°C
TJ	Junction temperature range (range 6)	-40 °C ≤ T _A ≤ 85 °	-40	105	

^{1.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 15*.

Table 16. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V _{DD} rise time rate	BOR detector enabled	0	-	∞	
t _{VDD} ⁽¹⁾	V _{DD} rise time rate	BOR detector disabled	0	-	1000	μs/V
VDD` ′	// fall time rate	BOR detector enabled	20	-	∞	μ5/ ν
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR enabled	-	2	3.3	ms



^{2.} To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 14: Thermal characteristics on page 39).

Unit **Symbol Parameter Conditions** Min Тур Max Falling edge 1 1.5 1.8 Power on/power down reset V_{POR/PDR} threshold 1.5 Rising edge 1.3 1.8 1.7 1.74 Falling edge 1.67 Brownout reset threshold 0 V_{BOR0} Rising edge 1.69 1.76 1.8 1.87 1.93 Falling edge 1.97 V_{BOR1} Brownout reset threshold 1 Rising edge 1.96 2.03 2.07 ٧ Falling edge 2.22 2.30 2.35 Brownout reset threshold 2 V_{BOR2} Rising edge 2.31 2.41 2.44 2.45 Falling edge 2.55 2.6 V_{BOR3} Brownout reset threshold 3 Rising edge 2.54 2.66 2.7 Falling edge 2.68 2.8 2.85 V_{BOR4} Brownout reset threshold 4 Rising edge 2.78 2.9 2.95 BOR0 threshold 40 Hysteresis voltage mV V_{hyst} All BOR thresholds excepting BOR0 100

Table 16. Embedded reset and power control block characteristics (continued)

6.3.3 Embedded internal reference voltage

The parameters given in *Table 18* are based on characterization results, unless otherwise specified.

Table 17. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25°C, V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 18. Embedded internal reference voltage⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} ⁽²⁾	Internal reference voltage	-40 °C < T _J < +85 °C	1.202	1.224	1.242	V
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} voltage during V _{REFINT} factory measure		2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V _{REFINT} value ⁽³⁾		-	-	±5	mV
T _{Coeff} ⁽⁴⁾	Temperature coefficient	-40 °C < T _J < +85 °C	-	25	100	ppm/°C
Coeff`	Temperature coefficient	0 °C < T _J < +50 °C	-	-	20	ppiii/ C
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm



DS12323 Rev 3 41/91

^{1.} Guaranteed by characterization results, not tested in production.

Table 18. Embedded internal reference voltage⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} (4)(5) ADC sampling time when reading the internal reference voltage		-	5	10	-	μs
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} ⁽⁴⁾	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μΑ
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μΑ
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	-	ı	50	pF
Consumption of reference voltage buffer for VREF_OUT		-	-	730	1200	nA
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	IXEL IIVI

Refer to Table 30: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I_{REFINT}).

- 3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.
- 4. Guaranteed by design, not tested in production.
- 5. Shortest sampling time can be determined in the application by multiple iterations.
- 6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 8: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15: General operating conditions* unless otherwise specified.

^{2.} Guaranteed by test in production.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on f_{HCLK} frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled $f_{APB1} = f_{APB2} = f_{APB}$
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass is used)
- The HSE user clock is applied to CK_IN. It follows the characteristic specified in Table 32: High-speed external user clock characteristics
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6 \text{ V}$ is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

Table 19. Current consumption in Run mode, code with data processing running from Flash memory

Symbol	Parameter	Condition	ıs	f _{HCLK} (MHz)	Тур	Max	Unit
			Range 3,	1	140	180	
		V_{CORE}	V _{CORE} = 1.2 V	2	245	290	μΑ
			VOS[1:0] = 11	4	460	540	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz	Range 2,	4	0.56	0.65	
		included, f _{HSE} = f _{HCLK} /2 above	V _{CORE} = 1.5 V	8	1.1	1.3	
	Supply ourront	16 MHz (PLL ON) ⁽¹⁾	$\begin{array}{c c} = I_{HCLK}/2 \text{ above} \\ \text{MHz (PLL ON)}^{(1)} & VOS[1:0] = 10, \end{array}$	16	2.1	2.4	- mA
			Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	8	1.3	1.6	
I _{DD} (Run	Supply current in Run mode,			16	2.6	3	
from Flash memory)	code executed from Flash			32	5.3	6.5	
incinory)	memory		Range 3, V _{CORE} = 1.2 V	0.065	34.5	54	μA
		MSI clock		0.524	86	120	
			VOS[1:0] = 11	4.2	505	560	
			Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10,	16	2.2	2.6	m A
		HSI clock	Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	32	5.4	5.9	- mA

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).




DS12323 Rev 3 43/91

Table 20. Current consumption in Run mode vs code type, code with data processing running from Flash memory

Symbol	Parameter		Conditions		f _{HCLK}	Тур	Unit		
			V _{CO}		Dhrystone		460		
				Ran	Range 3,	CoreMark		440	
	0			V _{CORE} = 1.2 V,	Fibonacci	4 MHz	330	μΑ	
I _{DD}	Supply current in			£ £		VOS[1:0] = 11	while(1)		305
(Run	Run mode,	f _{HSE} = f _{HCLK} up to 16 MHz included,		while(1), prefetch OFF		320			
from Flash	code executed	$f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽¹⁾		Dhrystone		5.4			
memory)	from Flash memory	F	riasii ' '	Range 1,	CoreMark		4.9		
	memory		V _{CORE} = 1.8 V	Fibonacci	32 MHz	5	mA		
			VOS[1:0] = 01	while(1)		4.35			
				while(1), prefetch OFF		3.7			

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Figure 9. I_{DD} vs V_{DD}, Run mode, code running from Flash memory, Range 2, HSI, 1 ws



57




Figure 10. I_{DD} vs V_{DD} , Run mode, code running from Flash memory, Range 2, HSE bypass, 1 ws

Table 21. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conditions	-	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1	115	140	
			$V_{CORE} = 1.2 V,$	2	205	240	μA
			VOS[1:0] = 11	4	385	420	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz,	Range 2,	4	0.48	0.55	
	Supply current in	included fuer = fuery/2 above 16 MHz	$V_{CORE} = 1.5, V,$	8	0.935	1.1	
I _{DD} (Run	Run mode, code executed from	(PLL ON) ⁽²⁾	VOS[1:0] = 10	16	1.8	2	mA
from RAM)	RAM, Flash memory switched OFF		Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	8	1.1	1.4	
				16	2.1	2.5	
				32	4.5	4.9	
			Range 3, V _{CORE} = 1.2 V,	0.065	22	38	
		MSI clock		0.524	67	91	μΑ
			VOS[1:0] = 11	4.2	415	450	
I _{DD} (Run from RAM) Run mode, executed RAM, Fla memor	Supply current in Run mode, code executed from	Run mode, code	Range 2, V _{CORE} = 1.5 V, VOS[1:0] = 10	16	1.95	2.2	m A
	RAM, Flash memory switched OFF	RAM, Flash memory		Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	32	4.7	5.2

^{1.} Guaranteed by characterization results at 85 °C, not tested in production, unless otherwise specified.



DS12323 Rev 3 45/91

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 22. Current consumption in Run mode vs code type, code with data processing running from ${\sf RAM}^{(1)}$

Symbol	Parameter	Condi	Conditions				Unit
				Dhrystone		385	
			Range 3	CoreMark	4 MHz	_(3)	
	Supply current in	f = -f = up to 16 MHz	V _{CORE} = 1.2 V VOS[1:0] = 11	Fibonacci	4 IVITIZ	350	μA
I _{DD} (Run	Run mode, code executed from			while(1)		340	
from RAM)	RAM, Flash memory switched	$f_{HSE} = f_{HCLK}/2$ above 16 MHz $(PLL ON)^{(2)}$		Dhrystone		4.5	
	OFF (PLL ON) ⁽⁻⁾	OFF	Range	CoreMark	20 MH	_(3)	A
		V _{CORE} = 1.8 V VOS[1:0] = 01	Fibonacci	32 MHz	4.2	mA	
				while(1)		3	

- 1. Guaranteed by characterization results, not tested in production, unless otherwise specified.
- 2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).
- 3. CoreMark code is unable to run from RAM since the RAM size is only 2 Kbytes.

Table 23. Current consumption in Sleep mode

Symbol	Parameter	Conditions	;	f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range 3,	1	36.5	70	
			$V_{CORE} = 1.2 V$	2	58	95	
			VOS[1:0] = 11	4	100	150	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz	Range 2,	4	125	170	
		f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽²⁾	$V_{CORE} = 1.5 V$	8	230	300	
			VOS[1:0] = 10	16	450	540	μΑ
			Range 1, V _{CORE} = 1.8 V,	8	275	350	
	Supply current in Sleep			16	555	650	
I _{DD} (Sleep)	mode, Flash		VOS[1:0] = 01	32	1350	0 1600	
	memory OFF		Range 3,	0.065	15.5	32	
		MSI clock	$V_{CORE} = 1.2 V$	0.524	26.5	55	
			VOS[1:0] = 11	4.2	115	160	
	HSI16 clock source (16 MHz)	HSI16 clock source (16	Range 2, V _{CORE} = 1.5 V, VOS[1:0] = 10	16	585	670	
		Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	32	1500	1700		



Table 23. Current consumption in Sleep mode (continued)

Symbol	Parameter	Conditions		f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range 3,	1	49	88	
	f _{HSE} = f _{HCLK} up to 16 MHz included, f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽²⁾		$V_{CORE} = 1.2 V$	2	69	120	
			VOS[1:0] = 11	4	115	190	
			Range 2,	4	135	200	
		CORE = 1.5 V,	8	240	340		
		$\frac{1}{5} \text{ MHz (PLL ON)}^{(2)} \qquad \qquad \text{VOS}[1:0] = \frac{1}{5}$	VOS[1:0] = 10	16	460	650	
			Range 1,	8	290	400	
I	Supply current in Sleep		V _{CORE} = 1.8 V, VOS[1:0] = 01	16	565	750	
I _{DD} (Sleep)	mode, Flash			32	1350	1900	μA
	memory ON		Range 3,	0.065	26.5	46	
		MSI clock	$V_{CORE} = 1.2 V$	0.524	38.5	70	
			VOS[1:0] = 11	4.2	125	190	
	HSI16 clock source (16 MHz)		Range 2, V _{CORE} = 1.5 V, VOS[1:0] = 10	16	600	760	
		Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	32	1500	1850		

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.



DS12323 Rev 3 47/91


^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 24. Current consumption in Low-power run mode

Symbol	Parameter		Conditions	-	Тур	Max ⁽¹⁾	Unit
			MSI clock = 65 KHz	T_A = -40 °C to 25 °C	5.7	8.1	
			$f_{HCLK} = 32 \text{ KHz}$ $T_A = 85 \text{ °C}$	T _A = 85 °C	6.5	9	
		All peripherals OFF, code executed from RAM, Flash memory switched OFF, V_{DD} from 1.8 V to 3.6 V MSI clock = 65 KHz T_A =-40 °C to 25 °C T_A = 85 °C T_A = -40 °C to 25 °C T_A = 55 °C T_A = 55 °C	MSI clock = 65 KHz	T _A =-40 °C to 25 °C	8.7	11	
			9.5	12			
	Comple		MSI	T _A = -40 °C to 25 °C	17	19	
				T _A = 55 °C	17	19.5	
I _{DD}	Supply current in			17.5	20		
(LP run)	Low-power run mode		MSI clock = 65 KHz	T _A = -40 °C to 25 °C	18	22	μA
	Turrinouc		f _{HCLK} = 32 KHz	T _A = 85 °C	20	24	
		All peripherals OFF,	MSI clock = 65 KHz	T _A = -40 °C to 25 °C	22	25	
		code executed from Flash memory, V _{DD}	f _{HCLK} = 65 KHz	T _A = 85 °C	24	27	
		from 1.8 V to 3.6 V MSI $T_A = -4$ $T_A = -4$	clock = 131 KHz	T _A = -40 °C to 25 °C	32	35	
				T _A = 55 °C	32.5	35	
			T _A = 85 °C	34	37		

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.


Figure 11. I_{DD} vs V_{DD} , Low-power run mode executed from RAM, Range 3, MSI at 65 KHz, 0 ws



Max⁽¹⁾ **Symbol Parameter Conditions** Unit Тур MSI clock = 65 KHz $2.5^{(2)}$ $f_{HCLK} = 32 \text{ KHz}$ $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ Flash OFF T_A = -40 °C to 25 °C MSI clock = 65 KHz 13 19 $f_{HCLK} = 32 \text{ KHz}$ $T_A = 85 \, ^{\circ}C$ 15.5 Supply Flash ON 20 All peripherals current in I_{DD} OFF, V_{DD} from μΑ MSI clock = 65 KHz T_A = -40 °C to 25 °C 13.5 19 (LP Sleep) Low-power 1.8 V to 3.6 V f_{HCLK} = 65 KHz Flash ON sleep mode $T_A = 85 \,^{\circ}C$ 20 16 MSI $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 15.5 21 clock = 131 KHz T_A = 55 °C 17 22 f_{HCLK} = 131 KHz Flash ON $T_A = 85 \,^{\circ}C$ 18 23

Table 25. Current consumption in Low-power sleep mode

^{2.} In low-power modes, only the static Flash memory power consumption applies (\sim 13 μ A) when Flash is ON (independent of clock speed).



DS12323 Rev 3 49/91

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.




Figure 13. I_{DD} vs V_{DD} , Stop mode with RTC disabled, all clocks off

Table 26. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
		$T_A = -40$ °C to 25°C	0.34	0.99	
I _{DD} (Stop)	Supply current in Stop mode	T _A = 55°C	0.43	1.9	μA
		T _A = 85°C	0.94	4.2	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

Table 27. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions		Тур	Max ⁽¹⁾	Unit
			$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	8.0	1.6	-
	I _{DD} Supply current in Standby	Independent watchdog and LSI enabled	T _A = 55 °C	0.9	1.8	
I _{DD}			T _A = 85 °C	1	2	μA
(Standby)	mode	Independent watchdog	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	0.23	0.6	μΑ
			T _A = 55 °C	0.25	0.7	
			T _A = 85 °C	0.36	1.7	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified

577

Table 28. Average current consumption during wakeup

Symbol	Parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
		HSI/4	0,7	
I _{DD} (wakeup from Stop)	Supply current during wakeup from Stop mode	MSI 4,2 MHz	0,7	
		MSI 1,05 MHz	0,4	
		MSI 65 KHz	0,1	mA
I _{DD} (Reset)	Reset pin pulled down	-	0,21	110
I _{DD} (Power up)	BOR ON	-	0,23	
L (wakaup from Standby)	With fast wakeup set	MSI 2,1 MHz	0,5	
I _{DD} (wakeup from Standby)	With fast wakeup disabled	MSI 2,1 MHz	0,12	

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked OFF
 - with only one peripheral clocked ON



DS12323 Rev 3 51/91

Table 29. Peripheral current consumption in run or Sleep mode⁽¹⁾

		Туріс	al consumption, V	V _{DD} = 3.0 V, T _A = 25	5 °C	
Peripheral		Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	WWDG	2.5	2	1.6	2	
APB1	LPUART1	8.3	7.2	5.4	7.2	
	I2C1	11	8.2	6.8	8.9	
	LPTIM1	14	11	8.7	11	
	TIM2	10.5	8.5	6.4	8.5	
	USART2	8.5	6.8	5.4	7.1	
	ADC1 ⁽²⁾	5	3.9	3.3	4	
	SPI1	4.5	3.5	2.9	3.6	
APB2	TIM21	6.8	6.1	4.5	5.6	
	DBGMCU	1.7	1.7	1.1	1.4	
	SYSCFG	2.5	2.4	1.6	2.3	
	GPIOA	7.6	6.3	4.9	6.5	μΑ/MHz
	GPIOB	5.1	4.1	3.2	4	(f _{HCLK})
Cortex-M0+ I/O port	GPIOC	1.1	0.7	0.6	0.8	
и о роге	CRC	1.5		1		
AHB	FLASH ⁽³⁾	0	0	0	0	
	DMA1	5.3	4.2	3.5	4.8	
All enabled		96	80	62	88	
PWR		2.5	2	2	1	

^{1.} Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64 KHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

^{2.} HSI oscillator is OFF for this measure.

^{3.} These values correspond to the Flash memory configuration interface consumption, which is negligible. To assess true Flash memory consumption, compare relevant figures, like for example *Table 19* and *Table 21*.

Typical consumption, $T_A = 25$ °C **Peripheral** Unit **Symbol** $V_{DD} = 1.8 V$ $V_{DD} = 3.0 \text{ V}$ 0.6 1 I_{DD(BOR)} 3 IREFINT LSE low drive⁽¹⁾ LPTIM1⁽²⁾, input 100 Hz 0.01 μΑ LPTIM1, input 1 MHz 8 9 LPUART1 0.025 0.03 **RTC** 0.1 0.19

Table 30. Peripheral current consumption in Stop and Standby mode

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

Symbol Conditions Max Unit **Parameter** Typ $f_{HCLK} = 32 \text{ MHz}$ Wakeup from Sleep mode 7 8 t_{WUSLEEP} $f_{HCLK} = 262 \text{ KHz}$ 7 CPU 8 Flash enabled Wakeup from Low-power sleep mode, cycles twusleep lp f_{HCLK} = 262 KHz f_{HCLK} = 262 KHz 9 10 Flash switched OFF

Table 31. Low-power mode wakeup timings

DS12323 Rev 3 53/91

LSE low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.

^{2.} LPTIM peripheral cannot operate in Standby mode.

Table 31. Low-power mode wakeup timings (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.1	8	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	5.1	7	
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.1	11	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 1	5	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 2	5	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 3	5	8	
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.4	13	
	Wakeup from Stop mode, regulator in Low-power mode	f _{HCLK} = f _{MSI} = 1.05 MHz	14	23	
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 524 KHz	28	38	
		f _{HCLK} = f _{MSI} = 262 KHz	51	65	μs
		f _{HCLK} = f _{MSI} = 131 KHz	99	120	
		f _{HCLK} = f _{MSI} = 65 KHz	196	260	
		f _{HCLK} = f _{HSI} = 16 MHz	5.1	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.2	11	
	Wakeup from Stop mode, regulator in Low-power mode, HSI kept running in Stop mode	f _{HCLK} = f _{HSI} = 16 MHz	3.25	-	
	Wakeup from Stop mode, regulator in	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
	Low-power mode, code running from	f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9	10	
	RAM	f _{HCLK} = f _{MSI} = 4.2 MHz	4.8	8	
t	Wakeup from Standby mode, FWU bit = 1	f _{HCLK} = f _{MSI} = 2.1 MHz	65	130	
twustdby	Wakeup from Standby mode, FWU bit = 0	f _{HCLK} = f _{MSI} = 2.1 MHz	2.2	3	ms



6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 14.

Table 32. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is ON or PLL used	1	8	32	MHz
f _{HSE_ext}	frequency	CSS is OFF, PLL not used	0	8	32	MHz
V _{HSEH}	CK_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{HSEL}	CK_IN input pin low level voltage		V_{SS}	ı	0.3V _{DD}	
$t_{w(HSE)}$ $t_{w(HSE)}$	CK_IN high or low time		12	-	1	ns
t _{r(HSE)}	CK_IN rise or fall time	-	-	-	20	115
C _{in(HSE)}	CK_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45	ı	55	%
IL	CK_IN input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	ı	±1	μΑ

^{1.} Guaranteed by design, not tested in production.




Figure 14. High-speed external clock source AC timing diagram

DS12323 Rev 3 55/91

Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 15.

Table 33. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		-	32.768	1000	KHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ns
$\begin{matrix} t_{r(LSE)} \\ t_{f(LSE)} \end{matrix}$	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
IL	OSC32_IN input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production.




Figure 15. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 34. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization



time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	1	-	25	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
G _m	Maximum critical crystal transconductance	Startup	-	-	700	μA/V
t _{SU(HSE)} ⁽²⁾	Startup time	V _{DD} is stabilized	-	2	-	s

Table 34. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note *Oscillator design guide for STM8AF/AL/S and STM32 microcontrollers* (AN2867) available from the ST website *www.st.com*.




Figure 16. HSE oscillator circuit diagram

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 KHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 35*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization



DS12323 Rev 3 57/91

^{1.} Guaranteed by design, not tested in production.

Guaranteed by characterization results. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 35. LSE oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min ⁽²⁾	Тур	Max	Unit
f _{LSE}	LSE oscillator frequency	-	-	32.768	-	KHz
	Maximum critical crystal	LSEDRV[1:0]=00 lower driving capability	-	-	0.5	
		LSEDRV[1:0]= 01 medium low driving capability	-	-	0.75	
G _m	transconductance	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μA/V
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	
t _{SU(LSE)}	Startup time	V _{DD} is stabilized	-	2	-	s

- 1. Guaranteed by design, not tested in production.
- 2. Refer to the note and caution paragraphs below the table.
- Guaranteed by characterization results, not tested in production. $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 KHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

Note: For information on selecting the crystal, refer to the application note Oscillator design guide for STM8AF/AL/S and STM32 microcontrollers (AN2867) available from the ST website www.st.com.

Resonator with integrated capacitors C_{L1} OSC32_IN Drive 32.768 kHz programmable resonator amplifier OSC32_OUT C_{L2} MS30253V2

Figure 17. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

DS12323 Rev 3 58/91

6.3.7 Internal clock source characteristics

The parameters given in Table 36 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

High-speed internal 16 MHz (HSI16) RC oscillator

Table 36. 16 MHz HSI16 oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user- trimmed resolution	Trimming code is not a multiple of 16	-	±0.4	0.7	
	tillilled resolution	Trimming code is a multiple of 16	-	-	±1.5	
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	
	Accuracy of the factory-calibrated HSI16 oscillator	V _{DDA} = 3.0 V, T _A = 0 to 55 °C	-1.5	-	1.5	%
ACC _{HSI16}		$V_{DDA} = 3.0 \text{ V}, T_{A} = -10 \text{ to } 70 ^{\circ}\text{C}$	-2	-	2	
(2)		$V_{DDA} = 3.0 \text{ V}, T_{A} = -10 \text{ to } 85 ^{\circ}\text{C}$	-2.5	-	2	
		V _{DDA} = 1.8 V to 3.6 V T _A = -40 to 85 °C	-5.45	-	3.25	
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μΑ

The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

3. Guaranteed by test in production.

Figure 18. HSI16 minimum and maximum value versus temperature 1 20 40 100 1.8 min -1.8 max --3.6 min -3.6 max -

DS12323 Rev 3 59/91

^{2.} Guaranteed by characterization results, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 37. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
$\begin{array}{ccc} & f_{LSI}^{(1)} & LSI \ frequency & \\ & D_{LSI}^{(2)} & LSI \ oscillator \ frequency \ drift \\ & 0^{\circ}C \leq T_{A} \leq 85^{\circ}C & \\ & t_{su(LSI)}^{(3)} & LSI \ oscillator \ startup \ time & \end{array}$		26	38	56	KHz
		-10	-	4	%
		-	-	200	μs
I _{DD(LSI)} (3)	LSI oscillator power consumption	-	400	510	nA

^{1.} Guaranteed by test in production.

Multi-speed internal (MSI) RC oscillator

Table 38. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	KHz
		MSI range 2	262	-	KI IZ
f _{MSI}	Frequency after factory calibration, done at V _{DD} = 3.3 V and T _A = 25 °C	MSI range 3	524	-	
	PD	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift 0°C ≤ T _A ≤ 85°C	-	±3	-	%
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.8 V \leq V _{DD} \leq 3.6 V, T _A = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	

60/91 DS12323 Rev 3

Downloaded From Oneyac.com

^{2.} This is a deviation for an individual part, once the initial frequency has been measured.

^{3.} Guaranteed by design, not tested in production.

MHz

6

Condition Unit **Symbol Parameter** Тур Max MSI range 0 30 MSI range 1 20 MSI range 2 15 _ MSI range 3 10 _ MSI range 4 6 MSI oscillator startup time μs t_{SU(MSI)} MSI range 5 5 MSI range 6, Voltage range 1 3.5 and 2 MSI range 6, 5 Voltage range 3 MSI range 0 40 MSI range 1 20 10 MSI range 2 MSI range 3 4 2.5 MSI range 4 t_{STAB(MSI)}⁽²⁾ MSI oscillator stabilization time μs MSI range 5 2 MSI range 6, Voltage range 1 2 and 2 MSI range 3, 3 Voltage range 3 Any range to 4 range 5

Table 38. MSI oscillator characteristics (continued)

MSI oscillator frequency overshoot

6.3.8 PLL characteristics

f_{OVER(MSI)}

The parameters given in *Table 39* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

Table 39. PLL characteristics

Symbol	Parameter		Unit		
Symbol	raiametei	Min	Тур	Max ⁽¹⁾	5
1 £	PLL input clock ⁽²⁾	2	-	24	MHz
^T PLL_IN	PLL input clock duty cycle	45	-	55	%



DS12323 Rev 3 61/91

Any range to

range 6

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results, not tested in production.

Table 39. PLL characteristics (continued)

Complete	Dougranton		11:4		
Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit
f _{PLL_OUT}	PLL output clock	2	-	32	MHz
t _{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz		115	160	μs
Jitter	Cycle-to-cycle jitter	-	-	± 600	ps
I _{DDA} (PLL)	Current consumption on V _{DDA}	-	220	450	
I _{DD} (PLL)	Current consumption on V _{DD}	-	120	150	μA

^{1.} Guaranteed by characterization results, not tested in production.

6.3.9 Memory characteristics

RAM memory

Table 40. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	Stop mode (or reset)	1.8	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 41. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.8	-	3.6	V
+	Programming time for	Erasing	-	3.28	3.94	me
^T prog	word or half-page	Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	500	700	μΑ
I _{DD}	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

^{1.} Guaranteed by design, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

Symbol	Parameter	Conditions	Value	Unit	
Symbol	raiametei	Conditions	Min ⁽¹⁾	Oill	
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	T _A = -40°C to 85 °C	10	kcycles	
INCYC.	Cycling (erase / write) EEPROM data memory	1 A40 C to 65 C	100	KCycles	
t _{RET} ⁽²⁾	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RET} = +85 °C	30	veare	
'RET'	Data retention (EEPROM data memory) after 100 kcycles at T _A = 85 °C	RET - 100 C	30	years	

Table 42. Flash memory and data EEPROM endurance and retention

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 43*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ Symbol **Parameter Conditions** Class $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin to induce 3В f_{HCLK} = 32 MHz V_{FESD} a functional disturbance conforms to IEC 61000-4-2 Fast transient voltage burst limits to be applied $V_{DD} = 3.3 \text{ V}, T_{A} = +25 ^{\circ}\text{C},$ f_{HCLK} = 32 MHz through 100 pF on V_{DD} and V_{SS} pins to induce a V_{EFTB} 4A functional disturbance conforms to IEC 61000-4-4

Table 43. EMS characteristics

DS12323 Rev 3 63/91

^{1.} Guaranteed by characterization results, not tested in production.

^{2.} Characterization is done according to JEDEC JESD22-A117.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring. See application note *Software techniques for improving microcontrollers EMC performance* (AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. frequency range (32 MHz voltage range 1)	Unit
		V 22V	0.1 to 30 MHz	-22	
	Peak level	$V_{DD} = 3.3 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$	30 to 130 MHz	-7	dΒμV
S _{EMI}	Peak level	compliant with IEC 61967-2	130 MHz to 1GHz	-12	
		1EC 01907-2	SAE EMI Level	1	-

Table 44. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	C4	500	V

Table 45. ESD absolute maximum ratings

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +85 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the *Table 47*.



DS12323 Rev 3 65/91

^{1.} Guaranteed by characterization results, not tested in production.

		•	•	
		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA ⁽¹⁾	
I _{INJ}	Injected current on PA0, PA4, PA5, PA11, PA12, PC15, PH0 and PH1	-5	0	mA
	Injected current on all FT pins	-5 ⁽²⁾	NA ⁽¹⁾	
	Injected current on any other pin	-5 ⁽²⁾	+5	

Table 47. I/O current injection susceptibility

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 15*. All I/Os are CMOS and TTL compliant.

Table 48. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Input low level voltage	TC, FT, RST I/Os	-	-	0.3V _{DD}	
V _{IL}	iliput low level voltage	BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾	
V _{IH}	Input high level voltage	All I/Os except BOOT0 pin	0.7 V _{DD}	-	-	V
V _{hys}	I/O Schmitt trigger voltage hysteresis (2)	Standard I/Os	1	10% V _{DD}	ı	
	voltage Hysteresis	BOOT0 pin -	0.01	-		
		$V_{SS} \le V_{IN} \le V_{DD}$ All I/Os except PA11, PA12 and BOOT0 pins	-	-	±50	
		$V_{SS} \le V_{IN} \le V_{DD}$ PA11, PA12 pins	-	-	-50/+250	nA
l _{lkg}	Input leakage current (4)	V _{DD} ≤ V _{IN} ≤ 5 V All I/Os except PA11, PA12 and BOOT0 pins	-	-	200	
		$V_{DD} \le V_{IN} \le 5 \text{ V}$ PA11, PA12 and BOOT0 pins	-	-	10	μΑ
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	V _{IN} = V _{SS}	25	45	65	kΩ



^{1.} Current injection is not possible.

^{2.} It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Table 48. I/O static characteristics (continued)							
rameter	Conditions	Min	Тур	Max			

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	V _{IN} = V _{DD}	25	45	65	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- Guaranteed by characterization, not tested in production
- Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results, not tested in production.
- With a minimum of 200 mV. Guaranteed by characterization results, not tested in production.
- 4. The max. value may be exceeded if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Figure 19. V_{IH}/V_{IL} versus VDD (CMOS I/Os) V_{IHmin} = 0.39Vop+0.59 (all pins except BOOTO, PC15, PH0/1 except BOOTO, PC38 for V_{IHmin} = 0.45Vop+0.38 for V_{IHmin} = 0.45Vop+0.11 BOOTO, PC15, PH0/1 $V_{IL}/V_{IH}(V)$ $V_{IHmin} 2.0$ 0.3VDD 1.3 Input range not V_{ILmax} 0.7 0.6 $V_{DD}(V)$ 2.0 2.7 3.0 3.3 3.6 MSv34789V1

 $V_{\text{Hemin}} = 0.39 V_{\text{DD}}^{+}0.59 \text{ (all pins}$ except BOOTO, PC15, PH0/1 except BOOTO, b+0.38 for $V_{\text{Hemin}} = 0.45 V_{\text{DD}}^{+}+0.38$ for $V_{\text{Hemin}} = 0.45 V_{\text{DD}}^{+}+0.11$ BOOTO, PC15, PH0/1 $V_{IL}/V_{IH}(V)$ TTL standard requirements V_{IHmin} = 2 V $V_{IHmin} 2.0$ VILMAX = 0.3VDD 1.3 Input range not $V_{\text{ILmax}} \underset{0.7}{0.8}$ $V_{DD}(V)$ 2.0 2.7 3.0 3.3 3.6 MSv34790V1

Figure 20. V_{IH}/V_{IL} versus VDD (TTL I/Os)

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 49*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 13*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 13*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*. All I/Os are CMOS and TTL compliant.

Table 49. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ ,	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I_{IO} = +8 mA 2.7 V ≤ V_{DD} ≤ 3.6 V	V _{DD} - 0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	0.4	
V _{OH} (3)(4)	Output high level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = -6mA$ 2.7 V \leq V _{DD} \leq 3.6 V	2.4	-	V
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +15 mA 2.7 V ≤ V_{DD} ≤ 3.6 V	-	1.3	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	$I_{IO} = -15 \text{ mA}$ 2.7 V \le V _{DD} \le 3.6 V	V _{DD} - 1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	$I_{IO} = +4 \text{ mA}$ 1.8 V \le V_{DD} \le 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	$I_{IO} = -4 \text{ mA}$ 1.8 V \le V_{DD} \le 3.6 V	V _{DD} - 0.45	-	

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in Table 13.
The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ∑I_{IO(PIN)}.

4. Guaranteed by characterization results, not tested in production.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 13. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 21* and *Table 50*, respectively.

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽³⁾	Unit	
	£	Maximum frequency ⁽⁴⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	400	KHz	
00	f _{max(IO)out}	maximum frequency(**)	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	100	MIZ	
	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	125		
	t _{r(IO)out}		C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	320	ns	
	f	Maximum frequency ⁽⁴⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	2	MHz	
01	f _{max(IO)} out	Maximum requertey	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	0.6	IVII IZ	
01	t _{f(IO)out}		C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	30	ns	
	t _{r(IO)out}		C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	65	115	
	F _{max(IO)out} Maximum frequency ⁽⁴⁾	Mariana (4)	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	10	MHz	
10		C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	2	IVII IZ		
	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	13	ns	
	t _{r(IO)out} Output rise and fall	Output lise and fall tille	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	28	113	



DS12323 Rev 3 69/91

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽³⁾	Unit
11	F _{max(IO)out}	Maximum frequency ⁽⁴⁾	$C_L = 30 \text{ pF},$ $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	ı	35	MHz
			C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	10	IVII IZ
	$\begin{array}{ c c c }\hline t_{f(IO)out} \\ t_{r(IO)out} \\ \hline \end{array} \ \ Output \ rise \ and \ fall \ time$	Output rise and fall time	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	6	ns
		C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	17	115	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	1	ns

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

- 2. BOOT0/PB9 maximum input frequency is 10 KHz (1.8 V < V_{DD} < 2.7 V) and 5 MHz (2.7 V < V_{DD} < 3.6 V).
- 3. Guaranteed by design. Not tested in production.
- 4. The maximum frequency is defined in *Figure 21*.




Figure 21. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 51*).

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	0.3V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.39V _{DD} + 0.59	-	-	V
Va(1)	NRST output low	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	-	0.4	V
V _{OL(NRST)} ⁽¹⁾	level voltage	I _{OL} = 1.5 mA 1.8 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	V _{IN} = V _{SS}	25	45	65	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 51. NRST pin characteristics

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 22. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 51. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 52* are values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 15: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

DS12323 Rev 3 71/91

^{1.} Guaranteed by design, not tested in production.

^{2. 200} mV minimum value

Table 52. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage for	-	-	-	3.6	V	
▼ DDA	ADC ON	-	- 1.8 ⁽¹⁾ -		3.6	V	
	Current consumption of the	1.14 Msps	-	200	-		
1	ADC on V _{DDA}	10 ksps	-	40	-	μA	
I _{DDA} (ADC)	Current consumption of the	1.14 Msps	-	70	-	μΛ	
	ADC on V _{DD} ⁽²⁾	10 ksps	-	1	3.6		
		Voltage scaling Range 1	0.14	-	16		
f _{ADC}	ADC clock frequency	Voltage scaling Range 2	0.14	-	8	MHz	
		Voltage scaling Range 3	0.14	-	4		
f _S ⁽³⁾	Sampling rate	-	0.01	-	1.14	MHz	
f _{TRIG} (3)	External trigger frequency	f _{ADC} = 16 MHz, 16-bit resolution	-	-	941	KHz	
		-	-	-	17	1/f _{ADC}	
V _{AIN}	Conversion voltage range	-	0	-	V_{DDA}	V	
R _{AIN} ⁽³⁾	External input impedance	See Equation 1 and Table 53 for details	-	-	50	kΩ	
R _{ADC} ⁽³⁾⁽⁴⁾	Sampling switch resistance	-	-	-	1	kΩ	
C _{ADC} ⁽³⁾	Internal sample and hold capacitor	-	-	-	8	pF	
4 (3)	Calibration time	f _{ADC} = 16 MHz	5.2		μs		
t _{CAL} ⁽³⁾	Calibration time	-		83		1/f _{ADC}	
		ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-	cycles + 3	-	
W _{LATENCY}	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle	
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle	
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$		0.266		μs	
		f _{ADC} = f _{PCLK} /2	8.5		1/f _{PCLK}		
t _{latr} (3)	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516		μs		
		f _{ADC} = f _{PCLK} /4	16.5			1/f _{PCLK}	
		f _{ADC} = f _{HSI16} = 16 MHz	0.252	-	0.260	μs	
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}	
₄ (3)	Sampling time	f _{ADC} = 16 MHz	0.093	-	10.03	μs	
t _S ⁽³⁾	Sampling time	-	1.5	-	239.5	1/f _{ADC}	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{STAB} ⁽³⁾	Power-up time	-	0	0	1	μs
	Total conversion time	f _{ADC} = 16 MHz	0.875	-	10.81	μs
t _{ConV} ⁽³⁾	(including sampling time)	-	14 to 173 (t _S fo successive app			1/f _{ADC}

Table 52. ADC characteristics (continued)

- 1. V_{DDA} minimum value can be decreased in specific temperature conditions. Refer to *Table 53:* R_{AIN} max for f_{ADC} = 16 MHz.
- 2. A current consumption proportional to the APB clock frequency has to be added Refer to *Table 29: Peripheral current consumption in run or Sleep mode*.
- 3. Guaranteed by design, not tested in production.
- 4. Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 53: R_{AIN} max for f_{ADC} = 16 MHz.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The presented formula above (*Equation 1*) is a representation of an hypothetical ideal ADC and illustrates how the parameters influence each other. It is not to be used for computation of actual values.

Table 53. R_{AIN} max for $f_{ADC} = 16 \text{ MHz}^{(1)}$

T (evelos)	t. (us)	R _{AIN} max for fast	R_{AIN} max for standard channels (k Ω)				
T _s (cycles)	t _S (µs)	channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V	
1.5	0.09	0.5	< 0.1	NA	NA	NA	
3.5	0.22	1	0.2	< 0.1	NA	NA	
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	
12.5	0.78	4	3.2	3	1	NA	
19.5	1.22	6.5	5.7	5.5	3.5	NA	
39.5	2.47	13	12.2	12	10	NA	
79.5	4.97	27	26.2	26	24	< 0.1	
160.5	10.03	50	49.2	49	47	32	

Guaranteed by design.



DS12323 Rev 3 73/91

Electrical characteristics STM32L010F4/K4


Table 54. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.8 V < V _{DDA} < 3.6 V,	10.2	11	-	
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾	Range 1, 2 and 3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		62	67.8	-	
	Signal-to-noise ratio		63	68	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-81	-68.5	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative current injection: Injecting negative current on any of the standard (non-robust) analog input pins must be avoided as it significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins that may potentially inject negative current.

 Any positive current injection within the limits specified for Leaves and Theorem in Section 6.3.13 does not affect the ADC.
 - Any positive current injection within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.12 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.
- 4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.

Figure 23. ADC accuracy characteristics








Figure 24. Typical connection diagram using the ADC

- 1. Refer to Table 52: ADC characteristics for the values of RAIN, RADC and CADC.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} must be reduced.

6.3.16 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 55* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 55. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock frequency on	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-	-	16	bit
	16-bit counter clock period when	-	1	65536	t _{TIMxCLK}
^t COUNTER	internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
t	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
^t MAX_COUNT	Iviaximum possible count	f _{TIMxCLK} = 32 MHz	-	134.2	s

^{1.} TIMx is used as a general term to refer to the TIM2, TIM21 and TIM22 timers.



DS12323 Rev 3 75/91

Electrical characteristics STM32L010F4/K4

6.3.17 Communications interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for standard-mode (Sm) with a bit rate up to 100 kbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details) and when the I2CCLK frequency is greater than 2 MHz. The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present.

All I²C SDA and SCL I/Os embed an analog filter (see *Table 56* for the analog filter characteristics).

Table 56. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
		Range 1		100 ⁽³⁾	
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	Range 2	50 ⁽²⁾	-	ns
	suppressed by the unalog inter	Range 3		-	

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{\text{AF}(\text{max})}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 15*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 57. SPI characteristics in voltage Range 1 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			16	
		Slave mode receiver] -	_	16	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode transmitter 1.71 < V _{DD} < 3.6V	_	-	12 ⁽²⁾	MHz
		Slave mode transmitter 2.7 < V _{DD} < 3.6V	-	i	16 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
$t_{w(SCKH)} \ t_{w(SCKL)}$	SCK high and low time	Master mode	Tpclk - 2	Tpclk	Tpclk + 2	
t _{su(MI)}	Data input setup time	Master mode	3	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	3.5	-	-	
t _{h(SI)}	Data input noid time	Slave mode	0	-	-	ns
t _{a(SO}	Data output access time	Slave mode	15	ı	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
+		Slave mode, 1.71 < V _{DD} < 3.6V	-	14	35	
t _{v(SO)}	Data output valid time	Slave mode, 2.7 < V _{DD} < 3.6V	-	14	20	
t _{v(MO)}		Master mode	-	4	6	
t _{h(SO)}	Data output hold time	Slave mode	10	-	-	
t _{h(MO)}	Data output noid time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.



DS12323 Rev 3 77/91

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.

Table 58. SPI characteristics in voltage Range 2 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode transmitter 1.8 V < V _{DD} < 3.6 V	-	-	8	MHz
"C(SCK)		Slave mode transmitter 2.7 V < V _{DD} < 3.6 V			8(2)	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
t _{w(SCKH)}	SCK high and low time	Master mode	Tpclk - 2	Tpclk	Tpclk + 2	
t _{su(MI)}	Data input actus time	Master mode	3	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	6	-	-	
t _{h(SI)}	Data input hold time	Slave mode	2	-	-	ns
t _{a(SO}	Data output access time	Slave mode	18	-	52	
t _{dis(SO)}	Data output disable time	Slave mode	12	-	42	
t _{v(SO)}	Data output valid time	Slave mode	-	16	33	
*V(SO)	Bata satpat valia timo	Master mode	-	4	6	
t _{v(MO)}	Data output hold time	Slave mode	11	-	-	
t _{h(SO)}	Data output noid time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.

577

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.

Table 59. SPI characteristics in voltage Range 3 ⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	CDI alook fraguency	Master mode			2	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	-	2 ⁽²⁾	IVITZ
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk - 2	Tpclk	Tpclk + 2	
t _{su(MI)}	Data input actus time	Master mode	3	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	16	-	-	
t _{h(SI)}	Data input hold time	Slave mode	14	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t _{v(SO)}	Data output valid time	Slave mode	-	26.5	47	
*V(SO)	Bata batpat valia timo	Master mode	-	4	6	
t _{v(MO)}	Data output hold time	Slave mode	20	-	-	
t _{h(SO)}	Data output hold time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.



DS12323 Rev 3 79/91

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)}$ = 0 while Duty_(SCK) = 50%.

Electrical characteristics STM32L010F4/K4






Figure 25. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

57/




Figure 27. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




DS12323 Rev 3 81/91

7 Package information

In order to meet environmental requirements, ST offers the STM32L010F4/K4 in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

7.1 TSSOP20 package information

Figure 28. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package outline



1. Drawing is not to scale.

Table 60. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data


Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D ⁽²⁾	6.400	6.500	6.600	0.2520	0.2559	0.2598
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1 ⁽³⁾	4.300	4.400	4.500	0.1693	0.1732	0.1772
е	-	0.650	-	-	0.0256	-

Table 60. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data (continued)

Cumbal		millimeters		inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- 3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.

Figure 29. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint



1. Dimensions are expressed in millimeters.

577

DS12323 Rev 3 83/91


Device marking for TSSOP20

Figure 30 gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks depending on supply-chain operations, are not indicated below.

Figure 30. TSSOP20 marking example (package top view)



Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not approved for use in production. ST is not responsible for any consequences
resulting from such use. In no event will ST be liable for the customer using any of these engineering
samples in production. ST's Quality department must be contacted prior to any decision to use these
engineering samples to run a qualification activity.

577

7.2 LQFP32 package information

SEATING PLANE С 0.25 mm GAUGE PLANE С CCC D A D1 D3 16 \blacksquare ⊞ --₩ П -------____9 PIN 1 **IDENTIFICATION** 5V_ME_V2

Figure 31. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline


1. Drawing is not to scale.

Table 61. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min Typ		Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 32. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for LQFP32

Figure 33 gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks depending on supply-chain operations, are not indicated below.




Figure 33. LQFP32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.3 Thermal characteristics

The maximum chip-junction temperature, T_J max, in $^{\circ}$ C, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C
- O_{JA} is the package junction-to-ambient thermal resistance in °C/W
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max= $\Sigma(V_{OL} \times I_{OL}) + \Sigma((V_{DD} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.


DS12323 Rev 3 87/91

Table 62. Thermal characteristics


symbol	Thermal resistance junction-ambient	Value	Unit	
Α	TSSOP20 - 169 mils	74	°C/W	
Θ_{JA}	LQFP32 - 7 x 7 mm / 0.8 mm pitch	60	G/VV	

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



8 Ordering information



TR = tape and reel

No character = tray or tube

For a list of available options (such as speed, package) or for further information on any aspect of this device, contact the nearest ST sales office.



DS12323 Rev 3 89/91

Revision history STM32L010F4/K4

9 Revision history

Table 63. Document revision history

Date	Revision	Changes
8-Dec-2017	1	Initial release.
3-Sep-2018	2	Updated <i>Introduction</i> . TSSOP14 removed in the whole document.
7-Aug-2019	3	Updated: - Table 3: Functionalities depending on the working mode (from Run/active down to Standby) - Table 29: Peripheral current consumption in run or Sleep mode - Device marking sections

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved



DS12323 Rev 3 91/91

单击下面可查看定价,库存,交付和生命周期等信息

>>STMicroelectronics(意法半导体)