

STW26NM60N

N-channel 600 V, 0.135 Ω typ., 20 A MDmesh™ II Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	ID
STW26NM60N	600 V	0.165 Ω	20 A

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packaging
STW26NM60N	26NM60N	TO-247	Tube

December 2016 DocID025246 Rev 2 1/12

Contents STW26NM60N

Contents

1	Electric	cal ratings	3
		cal characteristics	
		Electrical characteristics (curves)	
3	Test cir	rcuits	8
4	Packag	e information	g
	_	TO-247 package information	
5	Revisio	on history	11

STW26NM60N Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	600	V	
V_{GS}	Gate-source voltage	±30	V	
I _D	Drain current (continuous) at T _C = 25 °C	20	Α	
I _D	Drain current (continuous) at T _C = 100 °C	12.6	Α	
I _{DM} ⁽¹⁾	Drain current (pulsed)	80	Α	
Ртот	Total dissipation at T _C = 25 °C	140	W	
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns	
T _{stg}	Storage temperature range	55 to 150	°C	
Tj	Operating junction temperature range	-55 to 150 °C		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.89	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
las	Single pulse avalanche current (pulse width limited by T_{jmax})	6	А
Eas	Single pulse avalanche energy (starting T _J =25 °C, I _D =I _{AS} , V _{DD} =50 V)	610	mJ



 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 20~A,~di/dt \leq 400~A/\mu s,~V_{DS(peak)} \leq V_{(BR)DSS},~V_{DD} \leq 80\%~V_{(BR)DSS}$

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	600			V
	Zoro goto voltogo droip	V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS} Zero gate voltage drain current		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±0.1	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 10 A		0.135	0.165	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
Ciss	Input capacitance		-	1800	1	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$	-	115	ı	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	6	-	pF
Coss eq. (1)	Equivalent output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 480 \text{ V}$	-	310	-	pF
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 20 \text{ A},$	-	60	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V	-	8.5	1	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	30	-	nC
Rg	Gate input resistance	f=1 MHz, I _D =0 A	-	2.8	-	Ω

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 10 \text{ A},$	-	13	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for		25	-	ns
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	85	-	ns
t _f	Fall time	and Figure 18: "Switching time waveform")	-	50	•	ns

4

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDs

Table 8: Source-drain diode

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		20	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		ı		80	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 20 A, V _{GS} = 0 V	ı		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 20 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	ı	370		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	5.8		μC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	31.6		Α
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs	-	450		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	7.5		μC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	32.5		А


Notes:





 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.


 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


2.1 Electrical characteristics (curves)












6/12 DocID025246 Rev 2








Figure 10: Normalized on-resistance vs temperature AM03322v1 RDS(on) (norm) 2.1 VGS = 10V1.7 1.3 0.9 0.5 -25 25 50 75 100 TJ(°C)







DocID025246 Rev 2

7/12

Test circuits STW26NM60N

3 Test circuits




Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ


Vos 1 kΩ 1 kΩ

AM01468v1

Figure 15: Test circuit for inductive load switching and diode recovery times







8/12 DocID025246 Rev 2

Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

TO-247 package information 4.1

HEAT-SINK PLANE øΡ S øR Ľ2 *b1 b2* BACK VIEW 0075325_8

Figure 19: TO-247 package outline

577

DocID025246 Rev 2

Table 9: TO-247 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW26NM60N Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
07-Jul-2016	1	First release.
12-Dec-2016	2	Modified Table 6: "Dynamic" and Table 8: "Source-drain diode" Modified Section 2.1: "Electrical characteristics (curves)" Minor text changes



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicroelectronics(意法半导体)