





THIS DRAWING IS UNPUBLISHED. RELEASED FOR PUBLICATION
 BY TYCO ELECTRONICS CORPORATION. ALL RIGHTS RESERVED.

LOC	QTY	REV	DATE	BY	APP'D
AA	22	B	14APR2008	DC	TX




1X2 SUGGESTED PANEL CUTOUT


- 1 MATERIALS:
 - HOUSING - THERMOPLASTIC PET POLYESTER FLAMMABILITY RATING UL 94V-0.
 - SHIELD - 0.010" THICK, C26800 BRASS PREPLATED WITH 30μINCH MIN SEMI-BRIGHT NICKEL. SOLDER TABS POST DIPPED WITH 100μINCH MIN SAC SOLDER.
 - MOD JACK CONTACTS - 0.0157" X 0.018" PHOSPHOR BRONZE, 50μINCH MIN OVERALL NICKEL UNDERPLATE WITH SELECT 50μINCH MIN HARD GOLD FINISH PLATE. SOLDERTAILS WITH 100μINCH MIN MATTE TIN AND/OR SAC SOLDER DIP.
- 2 RJ45 JACK CAVITY CONFORMS TO FCC RULES AND REGULATIONS PART 68, SUB PART F.
- 3 MAGNETICS
 - IMPEDANCE: 100 OHMS
 - TURNS RATIO (CHIP: CABLE): 1:1 ALL FOUR PAIRS
 - OPEN CIRCUIT INDUCTANCE (OCL): 350μH MIN @100kHz, 0.1VRMS,
 - 8mADC BIAS FROM 0°C TO 70°C, ALL FOUR PAIRS
 - ALL FOUR PAIRS BI-DIRECTIONAL
 - PERFORMANCE @ 25°C:
 - INSERTION LOSS (IL): 1.1dB MAX FROM 0.5MHz TO 100MHz
 - RETURN LOSS (RL): 18dB MIN FROM 0.5MHz TO 40MHz
 - 12-20LOG(f/80)dB MIN FROM 40.1MHz TO 100MHz
 - CROSSTALK ATTENUATION: 35dB MIN FROM 0.5MHz TO 40MHz
 - 33-20*LOG(f/50)dB MIN FROM 40.1MHz TO 100MHz
 - COMMON MODE REJECTION RATIO (CMRR): 30dB MIN FROM 0.5MHz TO 100MHz
 - ISOLATION VOLTAGE: COMPLIES WITH IEEE802.3 2002, PARA 40.6.1.1, ITEM b.
- 4. OPERATING TEMPERATURE: FROM 0° TO +70°C.
- 5 INDICATED MAGNETIC CONNECTIONS ARE SYMMETRICAL TO SUPPORT AUTO-MDI/MDIX.
- 6 REAR GROUND TAB ON 6610171-5 ONLY.
- 7 BOTTOM GROUND TABS ON 6610171-6 ONLY.
- 8 TYCO ELECTRONICS LOGO, PART NUMBER, DATE CODE, COUNTRY OF ORIGIN AND AGENCY APPROVAL MARKING IN APPROXIMATE LOCATION SHOWN.
- 9. THESE PARTS ARE RECOMMENDED FOR WAVE SOLDERING PROCESS, PEAK WAVE SOLDERING TEMPERATURE IS 265°C MAX, 10 SECONDS MAX.




6610171-6 SHOWN WITH BOTTOM GROUND TABS



6610171-5 SHOWN WITH REAR GROUND TAB



6610171-1 SHOWN NO BOTTOM GROUND TABS OR REAR GROUND TAB



2	0	6610171-6
0	1	6610171-5
0	0	6610171-1
△ BOTTOM PANEL GND TAB	△ REAR PCB GND TAB	PART NUMBER

THIS DRAWING IS A CONTROLLED DOCUMENT.

DESIGNED BY: G. ATTAQIA - DOCKE	DATE: 10MAR2008	DESIGNED BY: D. FAROLE	DATE: 10MAR2008
PRODUCT SPEC: 108-2100		APPLICATION SPEC: -	
MATERIAL: -		WEIGHT: -	
DIMENSIONS: INCHES		SCALE: 4:1	
TOLERANCES UNLESS OTHERWISE SPECIFIED:		SHEET 1 OF 2	
0 P.L.C. ± .005	1 P.L.C. ± .010	REV B	
2 P.L.C. ± .005	3 P.L.C. ± .005	CUSTOMER DRAWING	
4 P.L.C. ± .005	ANGLES ± .005	PART NUMBER: 6610171	


1X2 MAG45(TN) MODULAR JACK, 7G4 SCHEMATIC, 7G05 GIGABIT ETHERNET CIRCUIT (10 PIN HORIZ), SHIELDED, WITH OPTIONAL GROUND TABS, NO LEDS

DATE CODE: 00779


LOC		REV		REVISIONS			
AA	22	#	DATE	DESCRIPTION	DATE	BY	APP'D
		-		SEE SHEET 1			

ELECTRICAL:


7G05 GIGABIT SCHEMATIC 3 5



C1 = 1000 pF, 2kV CAPACITOR
 R1-R4 = 75 OHMS, 1/16W RESISTORS
 C2-C5 = 0.1uF, 50V, X7R CAPACITORS



PIN DESIGNATIONS



SUGGESTED PCB LAYOUT
 (Component Side)

THIS DRAWING IS A CONTROLLED DOCUMENT.		REV: G. ATTAQIA - 10MAR2009	DATE: 10MAR2009	Tyco Electronics Corporation Harrisburg, PA 17105-3608	
DIMENSIONS: INCHES		DESIGNER: D. FAROLE	DATE: 10MAR2009	NAME: 1X2 MAG45(TN) MODULAR JACK, 7G4 SCHEMATIC, 7G05 GIGABIT ETHERNET CIRCUIT (10 PIN HORIZ), SHIELDED, WITH OPTIONAL GROUND TABS, NO LEADS	
TOLERANCES UNLESS OTHERWISE SPECIFIED:		PRODUCT SPEC: 108-2100	APPLICATION SPEC:	SIZE: A1	GAZE CODE: 00779
0 P.L.C. ± .005	1 P.L.C. ± .010	DRAWING NO: 6610171		RESTRICTED TO:	
2 P.L.C. ± .005	3 P.L.C. ± .005	CUSTOMER DRAWING		SCALE: 4:1	SHEET 2 OF 2
4 P.L.C. ± .005	ANGLES: ± .005				
MATERIAL: SEE SHEET 1	FINISH: SEE SHEET 1				

单击下面可查看定价，库存，交付和生命周期等信息

[>>TE Connectivity\(泰科\)](#)