



Sample &

Buy







SN74LVC240A

SCAS293L - JANUARY 1993 - REVISED JULY 2014

# SN74LVC240A Octal Buffer/Driver with 3-State Outputs

### 1 Features

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 6.5 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
    - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)

### 2 Applications

- Servers
- PCs and Notebooks
- Network Switches
- Wearable Health and Fitness Devices
- Telecom Infrastructures
- Electronic Points of Sale

## **3 Description**


This octal buffer/driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC240A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and busoriented receivers and transmitters.

Device Information <sup>(1)</sup>							
PART NUMBER PACKAGE BODY SIZE							
	SSOP (20)	7.20 mm × 5.30 mm					
	TVSOP (20)	5.00 mm × 4.40 mm					
SN74LVC240A	SOIC (20)	12.80 mm × 7.50 mm					
	SOP (20)	12.60 mm × 5.30 mm					
	TSSOP (20)	6.50 mm × 4.40 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# 4 Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimere, PROPUCTION DATA

# Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Sim	plified Schematic1
5		ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	Switching Characteristics, -40°C to 85°C6
	7.7	Switching Characteristics, -40°C to 125°C 6
	7.8	Operating Characteristics7
	7.9	Typical Characteristics 7
8	Para	ameter Measurement Information

9	Deta	iled Description	9
	9.1	Overview	9
	9.2	Functional Block Diagram	9
	9.3	Feature Description	10
	9.4	Device Functional Modes	10
10	Арр	lication and Implementation	11
	10.1	Application Information	11
	10.2	Typical Application	11
11	Pow	ver Supply Recommendations	12
12	Lay	out	12
	12.1	Layout Guidelines	12
	12.2	Layout Example	12
13	Dev	ice and Documentation Support	13
	13.1	Trademarks	13
	13.2	Electrostatic Discharge Caution	13
	13.3	Glossary	13
14	Mec	hanical, Packaging, and Orderable	
	Info	rmation	13

# 5 Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision K (February 2005) to Revision L	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information table.	1
•	Updated I <sub>off</sub> bullet in Features list	1
•	Added Applications.	1
•	Added Device Information table.	1
•	Added Handling Ratings table.	4
•	Changed MAX ambient temperature to 125°C in Recommended Operating Conditions table	5
•	Added Thermal Information table.	5
•	Added –40°C to 125°C temperature range to Electrical Characteristics table	6
•	Added Switching Characteristics table for -40°C to 125°C temperature range	6
•	Added Typical Characteristics.	
•	Added Detailed Description section	
•	Added Application and Implementation section	

Product Folder Links: SN74LVC240A Downloaded From Oneyac.com www.ti.com



# 6 Pin Configuration and Functions

DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)

10E	1	$\bigcirc$	20	Vcc
1A1	2		19	
2Y4 [	3		18	6 1Y1
1A2	4		17	2A4
2Y3	5		16	1Y2
1A3 [	6		15	2A3
2Y2 [	7		14	1Y3
1A4 [	8		13	2A2
2Y1 [	9		12	1Y4
GND [	10		11	2A1

#### **Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1 <del>0E</del>	Ι	Output Enable 1
2	1A1	Ι	1A1 Input
3	2Y4	0	2Y4 Output
4	1A2	I	1A2 Input
5	2Y3	0	2Y3 Output
6	1A3	Ι	1A3 Input
7	2Y2	0	2Y2 Output
8	1A4	Ι	1A4 Input
9	2Y1	0	2Y1 Output
10	GND	—	Ground Pin
11	2A1	Ι	2A1 Input
12	1Y4	0	1Y4 Output
13	2A2	Ι	2A2 Input
14	1Y3	0	1Y3 Output
15	2A3	Ι	2A3 Input
16	1Y2	0	1Y2 Output
17	2A4	I	2A4 Input
18	1Y1	0	1Y1 Output
19	2 <mark>0E</mark>	I	Output Enable 2
20	VCC		Power Pin

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>	input voltage range <sup>(2)</sup>		6.5	V
Vo	Voltage range, applied to any output in the high-impedance or power-off state <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range, applied to any output in the high or low state <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table. (2)

(3)

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	-65	150	°C	
V <sub>(ESD)</sub> Electrostatic discharge	pins	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	0	2000	
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (2)



### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v	
	High-level input voltage Low-level input voltage Input voltage O Output voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC}$ = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	$V_{CC}$ = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
Vo	Output voltogo	High or low state		V <sub>CC</sub>	V	
	Oulput voltage	3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
	High-level output current	$V_{CC} = 2.3 V$			-8	mA
I <sub>OH</sub>		$V_{CC} = 2.7 V$		-12	ША	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Low level output ourrept	$V_{CC} = 2.3 V$		8	mA	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 V$		12	ША	
		$V_{CC} = 3 V$		24		
Δt/Δv	Input transition rise or fall rate			6	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

#### 7.4 Thermal Information

		PW	
	THERMAL METRIC <sup>(1)</sup> Junction-to-ambient thermal resistance      Junction-to-case (top) thermal resistance      Junction-to-board thermal resistance      Junction-to-top characterization parameter      Junction-to-board characterization parameter      Junction-to-case (bottom) thermal resistance	20 PINS	UNIT
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	102.5	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	35.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	53.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	52.9	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### SN74LVC240A

SCAS293L-JANUARY 1993-REVISED JULY 2014

www.ti.com

STRUMENTS

EXAS

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			-40°C	to 85°C		-40°C	to 125°C			
PARAMETER	TEST CONDITIO	JN5	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
	I <sub>OH</sub> = −100 μA		1.65 V to 3.6 V	V <sub>CC</sub> – 0.2			V <sub>CC</sub> - 0.2				
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			1.2				
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7			1.7			V	
	1. 10 m 4		2.7 V	2.2			2.2				
	$I_{OH} = -12 \text{ mA}$		3 V	2.4			2.4				
	I <sub>OH</sub> = -24 mA		3 V	2.2			2.2				
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2			0.2	).2	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45			0.45	.,		
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	2.3 V			0.7			0.7	V		
	I <sub>OL</sub> = 12 mA	2.7 V			0.4			0.4			
	I <sub>OL</sub> = 24 mA		3 V			0.55			0.55		
l <sub>l</sub>	$V_{I} = 0$ to 5.5 V		3.6 V			±5			±5	μA	
I <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10			±20	μA	
I <sub>OZ</sub>	$V_0 = 0$ to 5.5 V		3.6 V			±10			±20	μA	
	$V_I = V_{CC}$ or GND		3.6 V			10			10		
I <sub>CC</sub>	ICC $3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(2)}$ $I_{\text{O}} = 0$	$I_0 = 0$	3.0 V			10			10	μA	
ΔI <sub>CC</sub>	One input at $V_{CC} - 0.6 V_{CC}$ Other inputs at $V_{CC}$ or GI		2.7 V to 3.6 V			500			500	μA	
Ci	$V_I = V_{CC}$ or GND		3.3 V		4			4		pF	
Co	$V_0 = V_{CC}$ or GND		3.3 V		5.5			5.5		pF	

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. (2) This applies in the disabled state only.

#### 7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER FRC (INP)	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Y		16.4		7.8		7.5	1.3	6.5	ns
t <sub>en</sub>	OE	Y		16.5		10.5		9	1.1	8	ns
t <sub>dis</sub>	OE	Y		15.9		9		8	1.4	7	ns
t <sub>sk(o)</sub>				1		1		1		1	ns

#### 7.7 Switching Characteristics, -40°C to 125°C

over operating free-air temperature range (unless otherwise noted)


PARAMETER FROM		TO	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub>	А	Y		16.4		7.8		7.9	1.3	6.9	ns
t <sub>en</sub>	OE	Y		16.5		10.5		9.4	1.1	8.4	ns
t <sub>dis</sub>	OE	Y		15.9		9		8.6	1.4	7.6	ns
t <sub>sk(o)</sub>				1		1		1		1	ns



# 7.8 Operating Characteristics

$T_A =$	25°C							
	PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 V$	$V_{CC} = 3.3 V$	UNIT	
	PARAMETER	CONDITIONS	TYP	TYP	TYP	UNIT		
C	C <sub>pd</sub> Power dissipation capacitance	Outputs enabled	f = 10 MHz	127	156	32	pF	
C <sub>pd</sub>		Outputs disabled		8	9	3		


## 7.9 Typical Characteristics






٧ı


#### Parameter Measurement Information 8



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	VLOAD
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


N	$V_{CC} = \frac{INPUTS}{V_I + t_r/t_f}$			N.	•	-	
VCC			VM	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
$1.8~V\pm0.15~V$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V





**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS



#### ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms



### 9 Detailed Description


This device is organized as two 4-bit buffers/drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 9.2 Functional Block Diagram





#### SN74LVC240A

SCAS293L - JANUARY 1993-REVISED JULY 2014

www.ti.com

#### 9.3 Feature Description

- Wide operating voltage range from 1.65 V to 3.6 V
- Allows down voltage translation
- Inputs accept voltages to 5.5 V
- +  $I_{\text{off}}$  feature allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V

### 9.4 Device Functional Modes

#### Table 1. Function Table (Each 4-Bit Buffer)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
Н	Х	Z



### **10** Application and Implementation

#### **10.1** Application Information

The SN74LVC240A device is a high drive CMOS device that can be used for a multitude of bus-interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V making it ideal for driving multiple outputs and also good for high-speed applications up to 100 Mhz. The inputs are 5.5 V tolerant allowing it to translate down to  $V_{CC}$ .

### **10.2 Typical Application**




Figure 4. Typical Application Diagram

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above  $V_{CC}$ .


SCAS293L - JANUARY 1993-REVISED JULY 2014



www.ti.com

### **Typical Application (continued)**

### 10.2.3 Application Curves



### 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µf is recommended; if there are multiple  $V_{CC}$  pins, then 0.01 µf or 0.022 µf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µf and a 1 µf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


## 12 Layout

#### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

#### 12.2 Layout Example



#### Figure 6. Layout Diagram



# **13 Device and Documentation Support**

### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC240ADBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240ADGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC240A	Samples
SN74LVC240ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC240A	Samples
SN74LVC240ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC240A	Samples
SN74LVC240APW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



10-Dec-2020

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC240ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVC240ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC240ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVC240ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVC240APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC240APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC240APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVC240APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

Pack Materials-Page 1



# PACKAGE MATERIALS INFORMATION

3-Jun-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC240ADBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LVC240ADGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74LVC240ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVC240ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVC240APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVC240APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LVC240APWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVC240APWT	TSSOP	PW	20	250	356.0	356.0	35.0

Pack Materials-Page 2

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVC240ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVC240APW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVC240APWG4	PW	TSSOP	20	70	530	10.2	3600	3.5

Pack Materials-Page 3


# **PW0020A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

# PW0020A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# PW0020A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.

# DB0020A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 7,40 5,00 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 0,15 0,05 Seating Plane - 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **DW0020A**



# **PACKAGE OUTLINE**

# SOIC - 2.65 mm max height

SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.

# DW0020A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DW0020A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)