

# SN65HVD485E Half-Duplex RS-485 Transceiver

## 1 Features

- Bus-pin ESD protection up to 15 kV
- 1/2 Unit load: up to 64 nodes on a bus
- Bus-open-failsafe receiver
- Glitch-free power-up and power-down bus inputs and outputs
- Available in small VSSOP-8 package
- Meets or exceeds the requirements of the TIA/EIA-485A standard
- Industry-standard SN75176 footprint

## 2 Applications

- Motor control
- Power inverters
- Industrial automation
- Building automation networks
- Industrial process control
- Battery-powered applications
- Telecommunications equipment

## 3 Description


The SN65HVD485E device is a half-duplex transceiver designed for RS-485 data bus networks. Powered by a 5-V supply, it is fully compliant with the TIA/EIA-485A standard. This device is suitable for data transmission up to 10 Mbps over long twisted-pair cables and is designed to operate with very low supply current, typically less than 2 mA, exclusive of the load. When the device is in the inactive shutdown mode, the supply current drops below 1 mA.

The wide common-mode range and high ESD protection levels of this device make it suitable for demanding applications such as: electrical inverters, status/command signals across telecom racks, cabled chassis interconnects, and industrial automation networks where noise tolerance is essential. The SN65HVD485E device matches the industry-standard footprint of the SN75176 device. Power-on reset circuits keep the outputs in a high-impedance state until the supply voltage has stabilized. A thermal-shutdown function protects the device from damage due to system-fault conditions. The SN65HVD485E device is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  air temperature.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
SN65HVD485E	SOIC (8)	4.91 mm × 3.90 mm
	VSSOP (8)	3.00 mm × 3.00 mm
	PDIP (8)	9.81 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Schematic**



## Table of Contents

<b>1 Features</b> .....	1	<b>8 Detailed Description</b> .....	13
<b>2 Applications</b> .....	1	8.1 Overview.....	13
<b>3 Description</b> .....	1	8.2 Functional Block Diagram.....	13
<b>4 Revision History</b> .....	2	8.3 Feature Description.....	13
<b>5 Device Comparison Table</b> .....	3	8.4 Device Functional Modes.....	13
<b>6 Pin Configuration and Functions</b> .....	3	<b>9 Application and Implementation</b> .....	15
<b>7 Specifications</b> .....	4	9.1 Application Information.....	15
7.1 Absolute Maximum Ratings.....	4	9.2 Typical Application.....	15
7.2 ESD Ratings.....	4	9.3 Power Supply Recommendations.....	18
7.3 Recommended Operating Conditions.....	4	9.4 Layout.....	19
7.4 Thermal Information.....	5	<b>10 Device and Documentation Support</b> .....	20
7.5 Electrical Characteristics: Driver.....	5	10.1 Device Support.....	20
7.6 Electrical Characteristics: Receiver.....	6	10.2 Documentation Support.....	21
7.7 Power Dissipation Characteristics.....	6	10.3 Support Resources.....	21
7.8 Supply Current.....	7	10.4 Trademarks.....	21
7.9 Switching Characteristics: Driver.....	7	10.5 Electrostatic Discharge Caution.....	21
7.10 Switching Characteristics: Receiver.....	7	10.6 Glossary.....	21
7.11 Dissipation Ratings.....	8	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	21
7.12 Typical Characteristics.....	8		
<b>Parameter Measurement Information</b> .....	9		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (November 2015) to Revision F (February 2023)	Page
• Changed the values in the <i>Thermal Information</i> table .....	5

Changes from Revision D (July 2015) to Revision E (November 2015)	Page
• Changed 3.3 V To: 5 V at pin V <sub>CC</sub> in <a href="#">Figure 9-4</a> .....	17


Changes from Revision C (March 2007) to Revision D (July 2015)	Page
• Added <i>Pin Configuration and Functions</i> section, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	1
• Deleted <i>Ordering Information</i> table .....	1
• Changed <i>Thermal Information</i> table .....	5
• Added <i>Power Dissipation Characteristics</i> table.....	6

## 5 Device Comparison Table

### Improved Replacement for Devices

PART NUMBER	REPLACE WITH	BENEFITS
ADM485	SN65HVD485E	Better ESD protection ( $\pm 15$ kV versus unspecified) Faster signaling rate (10 Mbps versus 5 Mbps) More nodes on a bus (64 versus 32) Wider power supply tolerance (10% vs 5%)
SP485E	SN65HVD485E	More nodes on a bus (64 versus 32) Wider power supply tolerance (10% versus 5%)
LMS485E	SN65HVD485E	Higher signaling rate (10 Mbps versus 2.5 Mbps) More nodes on a bus (64 versus 32) Wider power supply tolerance (10% versus 5%)
DS485	SN65HVD485E	Higher signaling rate (10 Mbps versus 2.5 Mbps) Better ESD ( $\pm 15$ kV versus $\pm 2$ kV) More nodes on a bus (64 versus 32) Wider power supply tolerance (10% versus 5%)
LTC485	SN65HVD485E	Better ESD ( $\pm 15$ kV versus $\pm 2$ kV) Wider power supply tolerance (10% versus 5%)
MAX485E	SN65HVD485E	Higher signaling rate (10 Mbps versus 2.5 Mbps) More nodes on a bus (64 versus 32) Wider power supply tolerance (10% versus 5%)
ST485E	SN65HVD485E	Higher signaling rate (10 Mbps versus 5 Mbps) Wider power supply tolerance (10% versus 5%)
ISL8485E	SN65HVD485E	More nodes on a bus (64 versus 32) Faster signaling rate (10 Mbps versus 5 Mbps)

## 6 Pin Configuration and Functions



**Figure 6-1. D, DGK, P Packages, 8-Pin SOIC, VSSOP, PDIP (Top View)**

**Table 6-1. Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	6	Bus input/output	Driver output or receiver input (complementary to B)
B	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Driver enable, active high
GND	5	Reference potential	Local device ground
R	1	Digital input	Receive data output
RE	2	Digital input	Receiver enable, active low
V <sub>CC</sub>	8	Supply	4.5-V to 5.5-V supply

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

	MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage	-0.5	7	V
Voltage range at A or B	-9	14	V
Voltage range at any logic pin	-0.3	V <sub>CC</sub> + 0.3	V
Receiver output current	-24	24	mA
Voltage input range, transient pulse, A and B, through 100 Ω (see Figure 8-13)	-50	50	V
T <sub>J</sub> Junction temperature	170	170	°C
Continuous total power dissipation	Refer to Section 7.11		
T <sub>stg</sub> Storage temperature	-65	130	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 7.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus pins and GND	±15000	V
		All pins	±4000	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1000	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5		5.5	V
V <sub>I</sub>	Input voltage at any bus terminal (separately or common mode)		-7		12	V
V <sub>IH</sub>	High-level input voltage (D, DE, or RE inputs)		2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage (D, DE, or RE inputs)		0		0.8	V
V <sub>ID</sub>	Differential input voltage		-12		12	V
I <sub>O</sub>	Output current	Driver	-60		60	mA
		Receiver	-8		8	
R <sub>L</sub>	Differential load resistance		54	60		Ω
1/t <sub>UI</sub>	Signaling rate		0		10	Mbps
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
T <sub>J</sub>	Junction temperature <sup>(2)</sup>		-40		130	°C

- The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet.
- See Section 7.4 for information on maintenance of this specification for the DGK package.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN65HVD485E			UNIT
		D (SOIC)	DGK (VSSOP)	P (PDIP)	
		8 PINS	8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	116.7	137.8	84.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.3	31.2	65.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	63.4	71.7	62.1	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.8	0.6	31.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	62.6	70.5	60.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).
- (2) See the *Package Thermal Characterization Methodologies* application note (SZZA003) for an explanation of this parameter.

## 7.5 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OD</sub>	Differential output voltage	I <sub>O</sub> = 0, No load	3	4.3		V
		R <sub>L</sub> = 54 W (see Figure 8-1)	1.5	2.3		
		V <sub>TEST</sub> = -7 V to 12 V (see Figure 8-2)	1.5			
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage	See Figure 8-1 and Figure 8-2	-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	See Figure 8-3	1	2.6	3	V
ΔV <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage		-0.1	0	0.1	V
V <sub>OC(PP)</sub>	Common-mode output voltage	See Figure 8-3		500		mV
I <sub>OZ</sub>	High-impedance output current	See receiver input currents				μA
I <sub>I</sub>	Input current	D, DE	-100		100	μA
I <sub>OS</sub>	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V (see Figure 8-7)	-250		250	mA

- (1) All typical values are at 25°C and with a 5-V supply.

## 7.6 Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	I <sub>O</sub> = -8 mA		-85	-10	mV
V <sub>IT-</sub>	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA	-200	-115		mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )			30		mV
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -8 mA (see Figure 8-8)	4	4.6		V
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV, I <sub>OH</sub> = 8 mA (see Figure 8-8)		0.15	0.4	V
I <sub>OZ</sub>	High-impedance-state output current	V <sub>O</sub> = 0 to V <sub>CC</sub> , $\overline{RE}$ = V <sub>CC</sub>	-1		1	μA
I <sub>I</sub>	Bus input current	V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V			0.5	mA
		V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 0			0.5	
		V <sub>IH</sub> = -7 V, V <sub>CC</sub> = 5 V	-0.4			
		V <sub>IH</sub> = -7 V, V <sub>CC</sub> = 0	-0.4			
I <sub>IH</sub>	High-level input current ( $\overline{RE}$ )	V <sub>IH</sub> = 2 V	-60	-30		μA
I <sub>IL</sub>	Low-level input current ( $\overline{RE}$ )	V <sub>IL</sub> = 0.8 V	-60	-30		μA
C <sub>diff</sub>	Differential input capacitance	V <sub>I</sub> = 0.4 sin(4E6πt) + 0.5 V, DE at 0 V		7		pF

(1) All typical values are at 25°C and with a 5-V supply.

## 7.7 Power Dissipation Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>(AVG)</sub>	Average power dissipation	R <sub>L</sub> = 54 Ω, Input to D is a 10 Mbps 50% duty cycle square wave V <sub>CC</sub> at 5.5 V, T <sub>J</sub> = 130°C			219	mW
T <sub>SD</sub>	Thermal shut-down junction temperature			165		°C

## 7.8 Supply Current

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>CC</sub>	Driver and receiver enabled	D at V <sub>CC</sub> or open or 0 V,	DE at V <sub>CC</sub> , RE at 0 V, No load			2	mA
	Driver and receiver disabled	D at V <sub>CC</sub> or open,	DE at 0 V, RE at V <sub>CC</sub>			1	mA

(1) All typical values are at 25°C and with a 5-V supply.

## 7.9 Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	R <sub>L</sub> = 54 Ω, C <sub>L</sub> = 50 pF (see Figure 8-4)				30	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output					30	ns
t <sub>r</sub>	Differential output signal rise time					25	ns
t <sub>f</sub>	Differential output signal fall time					25	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )					5	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	R <sub>L</sub> = 110 Ω, RE at 0 V (see Figure 8-5)				150	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output					100	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	R <sub>L</sub> = 110 Ω, RE at 0 V (see Figure 8-6)				150	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output					100	ns
t <sub>PZH(SHN)</sub>	Propagation delay time, shutdown-to-high-level output	R <sub>L</sub> = 110 Ω, RE at V <sub>CC</sub> (see Figure 8-5)				2600	ns
t <sub>PZL(SHDN)</sub>	Propagation delay time, shutdown-to-low-level output	R <sub>L</sub> = 110 Ω, RE at V <sub>CC</sub> (see Figure 8-6)				2600	ns

## 7.10 Switching Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)



PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	V <sub>ID</sub> = -1.5 V to 1.5 V, C <sub>L</sub> = 15 pF (see Figure 8-9)				200	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output					200	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )					6	ns
t <sub>r</sub>	Output signal rise time					3	ns
t <sub>f</sub>	Output signal fall time					3	ns
t <sub>PZH</sub>	Output enable time to high level	C <sub>L</sub> = 15 pF, DE at 3 V, (see Figure 8-10 and Figure 8-11)				50	ns
t <sub>PZL</sub>	Output enable time to low level					50	ns
t <sub>PHZ</sub>	Output enable time from high level					50	ns
t <sub>PLZ</sub>	Output enable time from low level					50	ns
t <sub>PZH(SHDN)</sub>	Propagation delay time, shutdown-to-high-level output	C <sub>L</sub> = 15 pF, DE at 0 V, (see Figure 8-12)				3500	ns
t <sub>PZL(SHDN)</sub>	Propagation delay time, shutdown-to-low-level output					3500	ns

### 7.11 Dissipation Ratings

PACKAGE <sup>(1)</sup>	JEDEC BOARD MODEL	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR <sup>(2)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D (SIOC)	Low k <sup>(3)</sup>	507 mW	4.82 mW/°C	289 mW	217 mW
	High k <sup>(3)</sup>	824 mW	7.85 mW/°C	471 mW	353 mW
P (PDIP)	Low k <sup>(3)</sup>	686 mW	6.53 mW/°C	392 mW	294 mW
DGK (VSSOP)	Low k <sup>(3)</sup>	394 mW	3.76 mW/°C	255 mW	169 mW
	High k <sup>(4)</sup>	583 mW	5.55 mW/°C	333 mW	250 mW

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).
- (2) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
- (3) In accordance with the low-k thermal metric definitions of EIA/JESD51-3.
- (4) In accordance with the high-k thermal metric definitions of EIA/JESD51-7.

### 7.12 Typical Characteristics





## Parameter Measurement Information




Figure 8-1. Driver Test Circuit,  $V_{OD}$  and  $V_{OC}$  Without Common-Mode Loading




Figure 8-2. Driver Test Circuit,  $V_{OD}$  With Common-Mode Loading




Figure 8-3. Driver  $V_{OC}$  Test Circuit and Waveforms




Figure 8-4. Driver Switching Test Circuit and Waveforms




Figure 8-5. Driver Enable/Disable Test Circuit and Waveforms, High Output




Figure 8-6. Driver Enable/Disable Test Circuit and Waveforms, Low Output




Figure 8-7. Driver Short-Circuit Test




Figure 8-8. Receiver Parameter Definitions







Figure 8-9. Receiver Switching Test Circuit and Waveforms



**Figure 8-10. Receiver Enable/Disable Test Circuit and Waveforms, Data Output High**



**Figure 8-11. Receiver Enable/Disable Test Circuit and Waveforms, Data Output Low**



**Figure 8-12. Receiver Enable From Shutdown Test Circuit and Waveforms**





Figure 8-13. Test Circuit and Waveforms, Transient Over-Voltage Test

## 8 Detailed Description

### 8.1 Overview

The SN65HVD485E device is a half-duplex RS-485 transceiver suitable for data transmission at rates up to 10 Mbps over controlled-impedance transmission media (such as twisted-pair cabling). Up to 64 units of the SN65HVD485E device can share a common RS-485 bus due to the low bus-input currents of the device. The device also features a high degree of ESD protection and low standby current consumption of 1 mA (maximum).

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The SN65HVD485E device provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit failsafe conditions. It features a typical hysteresis of 30 mV to improve noise immunity. Internal ESD protection circuits protect the transceiver bus terminals against  $\pm 15$ -kV Human Body Model (HBM) electrostatic discharges.

### 8.4 Device Functional Modes

When the driver enable pin (DE) is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A is low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground; thus when left open, the driver is disabled (high impedance) by default. The D pin has an internal pullup resistor to VCC; thus when left open while the driver is enabled, output A turns high and B turns low.

**Table 8-1. Driver Function Table**


INPUT D	ENABLE DE	OUTPUTS		FUNCTION
		A	B	
H	H	H	L	Actively drive bus High
L	H	L	H	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus high by default

When the receiver enable pin ( $\overline{RE}$ ) is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold ( $V_{IT+}$ ) the receiver output (R) turns high. When  $V_{ID}$  is negative and lower than the negative input threshold ( $V_{IT-}$ ), the receiver output (R) turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$ , the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

**Table 8-2. Receiver Function Table**

DIFFERENTIAL INPUT $V_{ID} = V_A - V_B$	ENABLE $\overline{RE}$	OUTPUT R	FUNCTION
$V_{IT+} < V_{ID}$	L	H	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output
Idle (terminated) bus	L	H	Fail-safe high output



**Figure 8-1. Equivalent Input and Output Schematic Diagrams**

## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN65HVD485E device is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for configuration of different operating modes.




Figure 9-1. Half-Duplex Transceiver Configurations

Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic whether the driver is transmitting data or not.

Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high and as a receiver when the direction-control line is low.

Additionally, only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node receives the data from the bus, receives the data it sends, and can verify that the correct data has been transmitted.

### 9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor ( $R_T$ ) whose value matches the characteristic impedance ( $Z_0$ ) of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.





Figure 9-2. Typical RS-485 Network With Half-Duplex Transceivers

## 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that can be used in a wide range of applications with varying requirements such as distance, data rate, and number of nodes.

### 9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length: the higher the data rate, the shorter the cable length, and conversely the lower the data rate, the longer the cable can be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



**Figure 9-3. Cable Length vs Data Rate Characteristic**

### 9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, must be as short as possible. Stubs present a nonterminated piece of bus line that can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub must be less than one-tenth of the rise time of the driver; thus giving a maximum physical stub length as shown in Equation 1.

$$L_{\text{stub}} \leq 0.1 \times t_r \times v \times c \quad (1)$$

where

- $t_r$  is the 10/90 rise time of the driver
- $c$  is the speed of light ( $3 \times 10^8$  m/s)
- $v$  is the signal velocity of the cable or trace as a factor of  $c$

### 9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32-unit loads (UL), where 1-unit load represents a load impedance of approximately 12 k $\Omega$ . Because the SN65HVD485E device is a  $\frac{1}{2}$  UL transceiver, it is possible to connect up to 64 receivers to the bus.

### 9.2.1.4 Receiver Failsafe

The differential receiver of the SN65HVD485E device is failsafe to invalid bus states caused by the following:

- Open bus conditions such as a disconnected connector
- Shorted bus conditions such as cable damage shorting the twisted pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic-high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output




must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and it must output a Low when  $V_{ID}$  is more negative than  $-200$  mV. The receiver parameters that determine the failsafe performance are  $V_{IT+}$ ,  $V_{IT-}$ , and  $V_{hys}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ). As shown in the [Section 7.6](#) table, differential signals more negative than  $-200$  mV cause a low receiver output, and differential signals more positive than 200 mV cause a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{IT+}$  threshold, and the receiver output is High. Only when the differential input is more than  $V_{hys}$  below  $V_{IT+}$  does the receiver output transition to a Low state. Therefore, the noise immunity of the receiver inputs during bus fault conditions includes the receiver hysteresis value ( $V_{hys}$ ) as well as the value of  $V_{IT+}$ .

### 9.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary.



**Figure 9-4. Transient Protection Against ESD, EFT, and Surge Transients**

[Figure 9-4](#) suggests a protection circuit against 10-kV ESD (IEC 61000-4-2), 4-kV EFT (IEC 61000-4-4), and 1-kV surge (IEC 61000-4-5) transients. [Table 9-1](#) shows the associated bill of materials.

**Table 9-1. Bill of Materials**

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	5-V, 10-Mbps RS-485 transceiver	SN65HVD485E	TI
R1, R2	10-Ω, pulse-proof thick-film resistor	CRCW0603010RJNEAHP	Vishay
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

#### 9.2.2.1 Power Usage in an RS-485 Transceiver

Power consumption is a concern in many applications. Power supply current is delivered to the bus load and to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485-A standard defines a unit load as allowing up to 1 mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32 mA. The SN65HVD485E device is rated as a ½ unit load device, so up to 64 can be connected on one bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5 V of differential signal. For a bus terminated with one standard 120-Ω resistor at each end, this sums to 25-mA differential output current whenever the bus is active. Typically, the SN65HVD485E device can drive more than 25 mA to a 60-Ω load, which results in a differential output voltage higher than the minimum required by the standard (see [Figure 7-2](#)).

Supply current increases with signaling rate primarily because of the totem pole outputs of the driver. When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting, which creates a short spike in the supply current. As the frequency of state changes increases, more power is used.

### 9.2.3 Application Curve




Figure 9-5. SN65HVD485E Single-Ended Input (Top), Differential Output (Middle), and Single-Ended Output (Bottom) at 10 MHz

### 9.3 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF ceramic capacitor located as close as possible to the supply pins. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

## 9.4 Layout

### 9.4.1 Layout Guidelines

Robust and reliable bus-node design often requires the use of external transient-protection devices to protect against EFT and surge transients that may occur in industrial environments. Because these transients have a wide frequency bandwidth (from approximately 3 MHz to 3 GHz), high-frequency layout techniques must be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use  $V_{CC}$  and ground planes to provide low-inductance power distribution. High-frequency currents tend to follow the path of least inductance and not the path of least resistance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the  $V_{CC}$  pins of transceiver, UART, or controller ICs on the board.
5. Use at least two vias for  $V_{CC}$  and ground connections of bypass capacitors and protection devices to minimize effective via inductance.
6. Use 1-k $\Omega$  to 10-k $\Omega$  pullup or pulldown resistors for enable lines to limit noise currents in these lines during transient events.
7. Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs), which reduces the transients to a few hundred volts of clamping voltage and transient blocking units (TBUs) that limit transient current to less than 1 mA.

### 9.4.2 Layout Example




Figure 9-6. Layout Example

## 10 Device and Documentation Support

### 10.1 Device Support

#### 10.1.1 Device Nomenclature

##### 10.1.1.1 Thermal Characteristics of IC Packages

$\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

$\theta_{JA}$  is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

$\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.


TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives best case in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

$\theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

$\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

$\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

$\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see [Figure 10-1](#)).



**Figure 10-1. Thermal Resistance**

## 10.2 Documentation Support

### 10.2.1 Related Documentation

For related documentation see the following:

[SZZA003](#), *Package Thermal Characterization Methodologies*

•

## 10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

## 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD485EDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	(NWH, NWJ)	<a href="#">Samples</a>
SN65HVD485EDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP485	<a href="#">Samples</a>
SN65HVD485EDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP485	<a href="#">Samples</a>
SN65HVD485EP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD485	<a href="#">Samples</a>
SN65HVD485EPE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD485	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD485EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD485EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD485EDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
SN65HVD485EDR	SOIC	D	8	2500	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65HVD485EP	P	PDIP	8	50	506	13.97	11230	4.32
SN65HVD485EPE4	P	PDIP	8	50	506	13.97	11230	4.32



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

DGK (S-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

单击下面可查看定价，库存，交付和生命周期等信息

[>>TI\(德州仪器\)](#)