

1.5-V to 18-V (4.5-V to 25-V bias) Input, 12-A, Single Synchronous Step-Down SWIFT™ Converter

FEATURES

- Integrated 13.8 and 5.9 mΩ MOSFETs With 12-A Continuous Output Current
- Supports All Ceramic Output Capacitors
- Reference Voltage 600 mV ±0.5% Tolerance
- Output Voltage Range: 0.6 V to 5.5 V
- D-CAP3[™] Control Mode With Fast Load-Step Response
- Auto-Skipping Eco-mode[™] for High Light-Load Efficiency
- FCCM for Tight Output Ripple and Voltage Requirements
- Eight Selectable Frequency Settings from 250 kHz to 1 MHz
- Pre-Charged Startup Capability
- Built-In Circuit Allows Very Slow Output Discharge
- Open-Drain Power-Good Output
- Hiccup Capability Allows Start-Up Re-Try After Protection Trigger
- 3.5 mm × 4.5 mm, 28-Pin, QFN Package

APPLICATIONS


- Server and Cloud-Computing POLs
- Broadband, Networking, and Optical Communications Infrastructure
- I/O Supplies
- Supported at the WEBENCH™ Design Center

DESCRIPTION


The TPS53515A is a small-sized, synchronous buck converter with an adaptive on-time D-CAP3™ control mode. The device offers ease-of-use and low external-component count for space-conscious power systems.

This device features high-performance integrated MOSFETs, accurate 0.5% 0.6-V reference, and an integrated boost switch. Competitive features include very-low external-component count, fast load-transient response, auto-skip mode operation, internal soft-start control, and no requirement for compensation

A forced continuous conduction mode helps meet tight voltage regulation accuracy requirements for performance DSPs and FPGAs. The TPS53515A is available in a 28-pin QFN package and is specified from -40°C to +85°C ambient temperature.



SWIFT, D-CAP3, Eco-mode, WEBENCH are trademarks of Texas Instruments.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			VALUE		UNIT
			MIN	MAX	
	EN		-0.3	7.7	
	CW	DC	-3	30	
	SW	Transient < 10 ns	-5	32	
	VBST		-0.3	36	
Input voltage range (2)	VBST ⁽³⁾		-0.3	6	V
	VBST when	transient < 10 ns		38	
	VDD		-0.3	28	
	VIN		-0.3	30	
	VO, FB, MO	DE, RF	-0.3	6	
Output valtage range	PGOOD		-0.3	7.7	V
Output voltage range	VREG, TRIF		-0.3	6	V
Tomporatura	Junction, T _J		-40	150	°C
Temperature	Storage, T _{sto}	9	-55	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

THERMAL INFORMATION

		TPS53515A	
	THERMAL METRIC ⁽¹⁾	RVE	UNITS
		28 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	37.5	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	34.1	
θ_{JB}	Junction-to-board thermal resistance (4)	18.1	00.044
ΨЈΤ	Junction-to-top characterization parameter (5)	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	18.1	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	2.2	

- 1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

⁽²⁾ All voltages are with respect to network ground terminal.

⁽³⁾ Voltage values are with respect to the SW terminal.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	EN	-0.1	7	
	SW	-3	27	
	VBST	-0.1	28	
Input voltage range	VBST ⁽¹⁾	-0.1	5.5	V
	VDD	4.5	25	
	VIN	1.5	18	
	VO, FB, MODE, RF	-0.1	5.5	
Output voltage range	PGOOD	-0.1	7	V
	VREG, TRIP	-0.1	5.5	V
T _A	Operating free-air temperature	-40	85	°C

⁽¹⁾ Voltage values are with respect to the SW pin.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, VREG = 5 V, EN = 5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT		•		·	
I _{VDD}	VDD bias current	T _A = 25°C, No load Power conversion enabled (no switching)		1350		μΑ
I _{VDDSTBY}	VDD standby current	T _A = 25°C, No load Power conversion disabled		850	1150	μΑ
I _{VIN(leak)}	VIN leakage current	V _{EN} = 0 V			0.5	μΑ
VREF OUT	TPUT				·	
V_{VREF}	Reference voltage	FB w/r/t GND, $T_A = 25^{\circ}C$	597	600	603	mV
V	Deference voltage teleronee	FB w/r/t GND, $T_J = 0$ °C to 85°C	-0.6%		0.5%	
$V_{VREFTOL}$	Reference voltage tolerance	FB w/r/t GND, $T_J = -40$ °C to 85°C	-0.7%		0.5%	
OUTPUT \	/OLTAGE		·		·	
I _{FB}	FB input current	V _{FB} = 600 mV		50	100	nA
I _{VODIS}	VO discharge current	V _{VO} = 0.5 V, Power Conversion Disabled		3		μΑ
SMPS FRE	EQUENCY					
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} < 0.041$		250		
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} = 0.096$		300		
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} = 0.16$		400		
£	\(\(\) \(\	$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} = 0.229$		500		kHz
f _{SW}	VO switching frequency ⁽¹⁾	$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} = 0.297$		600		KHZ
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} = 0.375$		750		
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} = 0.461$		850		
		$V_{IN} = 12 \text{ V}, V_{VO} = 3.3 \text{ V}, R_{DR} > 0.557$		1000		
t _{ON(min)}	Minimum on-time	$T_A = 25^{\circ}C^{(2)}$		60		ns
t _{OFF(min)}	Minimum off-time	T _A = 25°C	175	250	310	ns
INTERNAL	BOOTSTRAP SW	•	*			
V _F	Forward Voltage	$V_{VREG-VBST}$, $T_A = 25$ °C, $I_F = 10$ mA		0.15	0.25	V
I _{VBST}	VBST leakage current	T _A = 25°C, V _{VBST} = 33 V, V _{SW} = 28 V		0.01	1.5	μA

Resistor divider ratio (R_{DR}) is described in Equation 1. Specified by design. Not production tested.



ELECTRICAL CHARACTERISTICS (continued)


over operating free-air temperature range, VREG = 5 V, EN = 5 V (unless otherwise noted)

•	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC THE	RESHOLD					
V _{ENH}	EN enable threshold voltage		1.3	1.4	1.5	V
V _{ENL}	EN disable threshold voltage		1.1	1.2	1.3	V
V _{ENHYST}	EN hysteresis voltage			0.22		V
V _{ENLEAK}	EN input leakage current		-1	0	1	μA
SOFT STAI	रा				U	
t _{SS}	Soft-start time			4		ms
	OMPARATOR				1	
		PGOOD in from higher	104%	108%	111%	
		PGOOD in from lower	89%	92%	96%	
V_{PGTH}	VDDQ PGOOD threshold	PGOOD out to higher	113%	116%	120%	
		PGOOD out to lower	80%	84%	87%	
I _{PG}	PGOOD sink current	$V_{PGOOD} = 0.5 \text{ V}$	4	6		mA
		Delay for PGOOD going in	0.8	1.0	1.2	ms
t _{PGDLY}	PGOOD delay time	Delay for PGOOD coming out		2		μs
I _{PGLK}	PGOOD leakage current	V _{PGOOD} = 5 V	-1	0	1	μA
	DETECTION	- FG00D				, p
R _{TRIP}	TRIP pin resistance range		20		70	kΩ
···IKIF	pur resistance renige	R _{TRIP} = 52.3 kΩ	10.1	12.0	13.9	
I _{OCL}	Current limit threshold, valley	R _{TRIP} = 38 kΩ	7.2	9.1	11.0	Α
	Negative current limit threshold	$R_{TRIP} = 52.3 \text{ k}\Omega$	-15.3	-11.9	-8.5	
I _{OCLN}	Negative current limit threshold, valley	$R_{TRIP} = 38 \text{ k}\Omega$	-12		-6	Α
V _{ZC}	Zero cross detection offset	TIRIP = 00 Id2		0		mV
PROTECTION						
11012011		Wake-up	3.25	3.34	3.41	
V_{VREGUVLO}	VREG undervoltage-lockout (UVLO) threshold voltage	Shutdown	3.00	3.12	3.19	V
	· ,	Wake-up (default)	4.15	4.25	4.35	
$V_{VDDUVLO}$	VDD UVLO threshold voltage	Shutdown	3.95	4.05	4.15	V
V _{OVP}	Overvoltage-protection (OVP)	OVP detect voltage	116%	120%	124%	
VOVP	threshold voltage	OVI detect voltage	11070	12070	12470	
t _{OVPDLY}	OVP propagation delay	With 100-mV overdrive		300		ns
V_{UVP}	Undervoltage-protection (UVP) threshold voltage	UVP detect voltage	64%	68%	71%	
t _{UVPDLY}	UVP delay	UVP filter delay		1		ms
	SHUTDOWN		1			
_		Shutdown temperature		145		
T_{SDN}	Thermal shutdown threshold (3)	Hysteresis		40		°C
LDO VOLT	AGE	1 - 2				
V _{REG}	LDO output voltage	V _{IN} = 12 V, I _{LOAD} = 10 mA	4.65	5	5.45	V
V _{DOVREG}	LDO low droop drop-out voltage	V _{IN} = 4.5 V, I _{LOAD} = 30 mA, T _A = 25°C			365	mV
I _{LDOMAX}	LDO over-current limit	V _{IN} = 12 V, T _A = 25°C	170	200		mA
INTERNAL		<u> </u>	1			
R _{DS(on)H}	High-side MOSFET on-resistance	T _A = 25°C		13.8	15.5	mΩ
R _{DS(on)L}	Low-side MOSFET on-resistance	T _A = 25°C		5.9	7.0	mΩ

⁽³⁾ Specified by design. Not production tested.



DEVICE INFORMATION



PIN DESCRIPTIONS

	PIN	I/O ⁽¹⁾	DESCRIPTION					
NAME	NO.	1/0(1)						
EN	3	I	The enable pin turns on the DC-DC switching converter.					
FB	23	I	V _{OUT} feedback input. Connect this pin to a resistor divider between the VOUT pin and GND.					
GND	22	G	This pin is the ground of internal analog circuitry and driver circuitry. Connect GND to the PGND plane with a short trace (For example, connect this pin to the thermal pad with a single trace and connect the thermal pad to PGND pins and PGND plane).					
GND1	27	I	Connect this pin to ground. GND1 is the input of unused internal circuitry and must connect to ground.					
GND2	28	I	Connect this pin to ground. GND2 is the input of unused internal circuitry and must connect to ground.					
MODE	MODE 21 I The MODE pin sets the forced continuous-conduction mode (FCCM) or Skip-mode selects the ramp coefficient of D-CAP3 mode.		The MODE pin sets the forced continuous-conduction mode (FCCM) or Skip-mode operation. It also selects the ramp coefficient of D-CAP3 mode.					
5			Not connected. These pine are flecting internally					
NC	18	_	Not connected. These pins are floating internally.					
DNC	26	0	Do not connect. This pin is the output of unused internal circuitry and must be floating.					
	10							
	11							
PGND	12	G	These ground pins are connected to the return of the internal low-side MOSFET.					
	13							
	14							
PGOOD	2	0	Open-drain power-good status signal which provides startup delay after the FB voltage falls within the specified limits. After the FB voltage moves outside the specified limits, PGOOD goes low within 2 µs.					
RF	1	I	RF is the SW-frequency configuration pin. Connect this pin to a resistor divider between VREG and GND to program different SW frequency settings.					
	6							
0147	7	1/0						
SW	8	I/O	SW is the output switching terminal of the power converter. Connect this pin to the output inductor.					
	9							



PIN DESCRIPTIONS (continued)


	PIN	I/O ⁽¹⁾	DESCRIPTION			
NAME	NO.	1/0(1)	DESCRIPTION			
TRIP	25	I/O	TRIP is the OCL detection threshold setting pin. $I_{TRIP} = 10 \mu\text{A}$ at room temp, 3000 ppm/°C current is sourced and sets the OCL trip voltage. See the Current Sense and Overcurrent Protection section for detailed OCP setting.			
VBST 4		Р	VBST is the supply rail for the high-side gate driver (boost terminal). Connect the bootstrap capacitor from this pin to the SW node. Internally connected to VREG via bootstrap PMOS switch.			
VDD	19	Р	Power-supply input pin for controller. Input of the VREG LDO. The input range is from 4.5 to 25 V.			
	15					
VIN	16	Р	VIN is the conversion power-supply input pins.			
	17					
VREG	20	0	VREG is the 5-V LDO output. This voltage supplies the internal circuitry and gate driver.			
VO	24	I	VOUT voltage input to the controller.			






www.ti.com

BLOCK DIAGRAM






APPLICATION CIRCUIT DIAGRAM










NSTRUMENTS

Figure 1. Efficiency vs. Output Current






Figure 3. Efficiency vs. Output Current




Figure 4. Efficiency vs. Output Current




Figure 5. Output Voltage vs. Output Current




Figure 6. Output Voltage vs. Output Current








Figure 7. Output Voltage vs. Output Current




Figure 8. Output Voltage vs. Output Current




Figure 9. Switching Frequency vs. Output Current




Figure 10. Switching Frequency vs. Output Current




Figure 11. Safe Operating Area, V_{OUT} = 1.2 V




Figure 12. Safe Operating Area, $V_{OUT} = 5 V$



TYPICAL CHARACTERISTICS (continued)




Figure 13. Auto-Skip Steady-State Operation

Figure 14. FCCM Steady-State Operation




Figure 15. Auto-Skip Steady-State Operation

Figure 16. FCCM Steady-State Operation




Figure 17. Auto-Skip Steady-State Operation

Figure 18. FCCM Steady-State Operation






Figure 19. Auto-Skip Mode Load Transient

Figure 20. FCCM Mode Load Transient




Figure 21. Start-Up

Figure 22. Start-Up




Figure 23. Start-Up

Figure 24. Start-Up

TYPICAL CHARACTERISTICS (continued) TFSSSE6 VIN = 12 V VOUT = 1.2 V FSW = 1 MHz Mode = Auto-skip IOUT = 0 A TSS SE6 TOUR TSS SE6 TSS S

Figure 25. Shut-Down Operation

Figure 26. Shut-Down Operation




Figure 27. Shut-Down Operation

Figure 28. Shut-Down Operation




Figure 29. Pre-Bias Operation

Figure 30. Overvoltage Protection and Hiccup

TYPICAL CHARACTERISTICS (continued)




Figure 31. Overcurrent Protection and Hiccup

THERMAL PERFORMANCE

 $f_{SW} = 500 \text{ kHz}, \ V_{IN} = 12 \text{ V}, \ V_{OUT} = 5 \text{ V}, \ I_{OUT} \ 12 \text{ A}, \ C_{OUT} = 10 \text{ x} \ 22 \ \mu\text{F} \ (1206, 6.3 \text{ V}, X5R), \ R_{BOOT} = 0 \ \Omega, \ SNB = 3 \ \Omega + 470 \ p\text{F} \ \text{Inductor: } L_{OUT} = 1 \ \mu\text{H}, \ PCMC135T-1R0MF, \ 12.6 \ mm \times 13.8 \ mm \times 5 \ mm, \ 2.1 \ m\Omega \ (typ)$



Figure 32. SP1: 75.6℃ (TPS53515A), SP2: 57.7 ℃ (Inductor)



APPLICATION INFORMATION

General Description

The TPS53515A is a high-efficiency, single-channel, synchronous-buck converter. The device suits low-output voltage point-of-load applications with 12-A or lower output current in computing and similar digital consumer applications. The TPS53515A features proprietary D-CAP3 mode control combined with adaptive on-time architecture. This combination builds modern low-duty-ratio and ultra-fast load-step-response DC-DC converters in an ideal fashion. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage ranges from 1.5 V to 18 V and the VDD input voltage ranges from 4.5 V to 25 V. The D-CAP3 mode uses emulated current information to control the modulation. An advantage of this control scheme is that it does not require a phase-compensation network outside which makes the device easy-to-use and also allows low-external component count. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltage while increasing switching frequency as needed during load-step transient.

Frequency Selection

TPS53515A allows users to select the switching frequency by using the RF pin. Table 1 lists the divider ratio and some example resistor values for the switching frequency selection. The 1% tolerance resistors with a typical temperature coefficient of ±100 ppm/°C are recommended. If the design requires a tighter noise margin for more reliable SW-frequency detection, use higher performance resistors.

rame is a manifest of a concernent										
SWITCHING	RESISTOR	EXAMPLE RF FREQUENCY COMBINATIONS								
FREQUENCY (f _{SW}) (kHz)	DIVIDER RATIO ⁽¹⁾ (R _{DR})	R_{RF_H} (k Ω)	R_{RF_L} (k Ω)							
1000	> 0.557	1	300							
850	0.461	180	154							
750	0.375	200	120							
600	0.297	249	105							
500	0.229	240	71.5							
400	0.16	249	47.5							
300	0.096	255	27							
250	< 0.041	270	11.5							

Table 1. Switching Frequency Selection

$$R_{DR} = \frac{R_{RF_L}}{\left(R_{RF_L} + R_{RF_H}\right)}$$

where

- R_{RE I} is the low-side resistance of the RF pin resistor divider
- R_{RF_H} is the high-side resistance of the RF pin resistor divider

(1)

⁽¹⁾ Resistor divider ratio (R_{DR}) is described in Equation 1.



D-CAP3 Control and Mode Selection




Figure 33. Internal RAMP Generation Circuit

The TPS53515A uses D-CAP3 mode control to achieve fast load transient while maintaining the ease-of-use feature. An internal RAMP is generated and fed to the VFB pin to reduce jitter and maintain stability. The amplitude of the ramp is determined by the R-C time-constant as shown in Figure 33. At different switching frequencies, (f_{SW}) the R-C time-constant varies to maintain relatively constant RAMP amplitude.

D-CAP3 Mode

From small-signal loop analysis, a buck converter using the D-CAP3 mode control architecture can be simplified as shown in Figure 34.




Figure 34. D-CAP3 Mode

The D-CAP3 control architecture includes an internal ripple generation network enabling the use of very low-ESR output capacitors such as multi-layered ceramic capacitors (MLCC). No external current sensing network or voltage compensators are required with D-CAP3 control architecture. The role of the internal ripple generation network is to emulate the ripple component of the inductor current information and then combine it with the voltage feedback signal to regulate the loop operation. For any control topologies supporting no external compensation design, there is a minimum and/or maximum range of the output filter it can support. The output filter used with the TPS53513 is a lowpass L-C circuit. This L-C filter has double pole that is described in Equation 2.

$$f_{p} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
(2)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS53513. The low frequency L-C double pole has a 180 degree in phase. At the output filter frequency, the gain rolls off at a -40dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40dB to -20dB per decade and increases the phase to 90 degree one decade above the zero frequency.



The inductor and capacitor selected for the output filter must be such that the double pole of Equation 2 is located close enough to the high-frequency zero so that the phase boost provided by the high-frequency zero provides adequate phase margin for the stability requirement.

Table 2. Locating the Zero

SWITCHING FREQUENCIES (f _{SW}) (kHz)	ZERO (f _Z) LOCATION (kHz)
250 and 300	6
400 and 500	7
600 and 750	9
850 and 1000	12

After identifying the application requirements, the output inductance should be designed so that the inductor peak-to-peak ripple current is approximately between 25% and 35% of the $I_{CC(max)}$ (peak current in the application). Use Table 2 to help locate the internal zero based on the selected switching frequency. In general, where reasonable (or smaller) output capacitance is desired, Equation 3 can be used to determine the necessary output capacitance for stable operation.

$$f_{P} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} = f_{Z}$$
(3)

If MLCC is used, consider the derating characteristics to determine the final output capacitance for the design. For example, when using an MLCC with specifications of 10- μ F, X5R and 6.3 V, the deratings by DC bias and AC bias are 80% and 50% respectively. The effective derating is the product of these two factors, which in this case is 40% and 4- μ F. Consult with capacitor manufacturers for specific characteristics of the capacitors to be used in the system/applications.

Table 3 shows the recommended output filter range for an application design with the following specifications:

- Input voltage, V_{IN} = 12 V
- Switching frequency, f_{SW} = 600 kHz
- Output current, I_{OUT} = 8 A

The minimum output capacitance is verified by the small signal measurement conducted on the EVM using the following two criteria:

- Loop crossover frequency is less than one-half the switching frequency (300 kHz)
- Phase margin at the loop crossover is greater than 50 degrees

For the maximum output capacitance recommendation, simplify the procedure to adopt an unrealistically high output capacitance for this type of converter design, then verify the small signal response on the EVM using the following one criteria:

Phase margin at the loop crossover is greater than 50 degrees

As indicated by the phase margin, the actual maximum output capacitance ($C_{OUT(max)}$) can continue to go higher. However, small signal measurement (bode plot) should be done to confirm the design.

Select a MODE pin configuration as shown in Table 3 to double the R-C time constant option for the maximum output capacitance design and application. Select a MODE pin configuration to use single R-C time constant option for the normal (or smaller) output capacitance design and application.

The MODE pin also selects SKIP-mode or FCCM-mode operation.



Table 3. Recommended Component Values

V _{OUT} (V)	R _{LOWER} (kΩ)	R _{UPPER} (kΩ)	L _{OUT} (µH)	C _{OUT(min)} (µF)	CROSS- OVER (kHz)	PHASE MARGIN (°)	C _{OUT(max)} (µF)	INTERNAL RC SETTING (µs)	INDUCTOR ΔI/I _{CC(max)}	I _{CC(max)} (A)
0.6		0	0.36	3 × 100	247	70		40	33%	
0.6		U	PIMB065T-R36MS		48	62	30 x 100	80	33%	
1.2		10	0.68	9 × 22	207	53		40	33%	
1.2		10	PIMB065T-R68MS		25	84	30 x 100	80	33%	
2.5	10	31.6	1.2	4 × 22	185	57		40	34%	8
2.5	10 ,		PIMB065T-1R2MS		11	63	30 x 100	80	34%	0
3.3		45.3	1.5	3 × 22	185	57		40	33%	
3.3		45.3	PIMB065T-1R5MS		9	59	30 x 100	80	33%	
<i>E E</i>		00 F	2.2	2 × 22	185	51		40	200/	
5.5		82.5	PIMB065T-2R2MS		7	58	30 x 100	80	28%	

⁽¹⁾ All $C_{OUT(min)}$ and $C_{OUT(max)}$ capacitor specifications are 1206, X5R, 10 V.

For higher output voltage at or above 2.0 V, additional phase boost might be required in order to secure sufficient phase margin due to phase delay/loss for higher output voltage (large on-time (t_{ON})) setting in a fixed on time topology based operation.

A feedforward capacitor placing in parallel with R_{UPPER} is found to be very effective to boost the phase margin at loop crossover. Refer to TI application note SLVA289 for details.

Table 4. Mode Selection and Internal RAMP R-C Time Constant

MODE SELECTION	ACTION	R _{MODE} (kΩ)	R-C TIME CONSTANT (µs)	SWITCHING FREQUENCIES f _{SW} (kHz)		CIES
			60	275	and	325
		0	50	425	and	525
		U	40	625	and	750
Skin Modo	Pull down to GND		30	850	and	1000
Skip Mode	Pull down to GND		120	275	and	325
		150	100	425	and	525
		150	80	625	and	750
			60	850	and	1000
	Connect to	20	60	275	and	325
			50	425	and	525
			40	625	and	750
FCCM ⁽¹⁾			30	850	and	1000
FCCW(**)	PGOOD		120	275	and	325
		150	100	425	and	525
			80	625	and	750
			60	850	and	1000
			120	275	and	325
FCCM	Connect to VDEC	0	100	425	and	525
FCCM	Connect to VREG	0	80	625	and	750
			60	850	and	1000

⁽¹⁾ Device goes into Forced CCM (FCCM) after PGOOD becomes high.

Sample and Hold Circuitry





Figure 35. Sample and Hold Logic Circuitry (Patent Pending)


The sample and hold circuitry is the difference between D-CAP3 and D-CAP2. The sample and hold circuitry, which is a advance control scheme to boost output voltage accuracy higher on the TPS53515A, is one of features of the TPS53515A. The sample and hold circuitry generates a new DC voltage of CSN instead of the voltage which is produced by R_{C2} and C_{C2} which allows for tight output-voltage accuracy and makes the TPS53515A more competitive.



Without Sample and Hold Circuitry

Without Sample and Hold Circuitry








Figure 40. Output Voltage vs Output Current

Figure 41. Output Voltage vs Output Current

Auto-Skip Eco-mode™ Light Load Operation

While the MODE pin is pulled to GND directly or via 150-kΩ resistor, the TPS53515A automatically reduces the switching frequency at light-load conditions to maintain high efficiency. This section describes the operation in

As the output current decreases from heavy load condition, the inductor current also decreases until the rippled valley of the inductor current touches zero level. Zero level is the boundary between the continuous-conduction and discontinuous-conduction modes. The synchronous MOSFET turns off when this zero inductor current is detected. As the load current decreases further, the converter runs into discontinuous-conduction mode (DCM). The on-time is maintained to a level approximately the same as during continuous-conduction mode operation so that discharging the output capacitor with a smaller load current to the level of the reference voltage requires more time. The transition point to the light-load operation I_{O(LL)} (for example: the threshold between continuousand discontinuous-conduction mode) is calculated as shown in Equation 4.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where

(4)

Using only ceramic capacitors is recommended for Auto-skip mode.

Adaptive Zero-Crossing

The TPS53515A uses an adaptive zero-crossing circuit to perform optimization of the zero inductor-current detection during skip-mode operation. This function allows ideal low-side MOSFET turn-off timing. The function also compensates the inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. Adaptive zero-crossing prevents SW-node swing-up caused by too-late detection and minimizes diode conduction period caused by too-early detection. As a result, the device delivers better light-load efficiency.

Forced Continuous-Conduction Mode

When the MODE pin is tied to the PGOOD pin through a resistor, the controller operates in continuous conduction mode (CCM) during light-load conditions. During CCM, the switching frequency maintained to an amost constant level over the entire load range which is suitable for applications requiring tight control of the switching frequency at the cost of lower efficiency.



Power-Good

The TPS53515A has power-good output that indicates high when switcher output is within the target. The power-good function is activated after the soft-start operation is complete. If the output voltage becomes within ±8% of the target value, internal comparators detect the power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of ±16% of the target value, the power-good signal becomes low after a 2-µs internal delay. The power-good output is an open-drain output and must be pulled-up externally.

Current Sense and Overcurrent Protection

The TPS53515A has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent trip level. In order to provide good accuracy and a cost-effective solution, the TPS53515A supports temperature compensated MOSFET $R_{DS(on)}$ sensing. Connect the TRIP pin to GND through the trip-voltage setting resistor, R_{TRIP} . The TRIP terminal sources I_{TRIP} current, which is 10 μ A typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in Equation 5.

$$V_{TRIP} = R_{TRIP} \times I_{TRIP}$$

where

- V_{TRIP} is in mV
- R_{TRIP} is in $k\Omega$

•
$$I_{TRIP}$$
 is in μA (5)

The inductor current is monitored by the voltage between the GND pin and SW pin so that the SW pin is properly connected to the drain terminal of the low-side MOSFET. I_{TRIP} has a 3000-ppm/°C temperature slope to compensate the temperature dependency of $R_{DS(on)}$. The GND pin acts as the positive current-sensing node. Connect the GND pin to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.)

Because the comparison occurs during the OFF state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , is calculated as shown in Equation 6.

$$I_{OCP} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)L}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where

R_{DS(on)L} is the on-resistance of the low-side MOSFET

•
$$R_{TRIP}$$
 is in $k\Omega$ (6)

Equation 6 calculates the typical DC OCP level (typical low-side on-resistance, $R_{DS(on)L}$, of 5.9 m Ω should be used); in order to design for worst case minimum OCP, maximum low-side on-resistance, $(R_{DS(on)L})$ value of 8 m Ω should be used. During an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, the output voltage crosses the undervoltage-protection threshold and shuts down. After that, the output voltage discharges to a level lower than UVP threshold and maintains that level for approximately 1 ms. The device then enters a hiccup waiting period for approximately 40 ms, as shown in Equation 7. After this waiting period, the device attempts to start-up again.



Overvoltage and Undervoltage Protection

The TPS53515A monitors a resistor-divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 68% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the TPS53515A latches OFF both high-side and low-side MOSFETs drivers. The UVP function enables after the soft-start period is complete.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and turns on the low-side MOSFET until reaching a negative current limit. Upon reaching the negative current limit, the low-side FET is turned off and the high-side FET is turned on again for a minimum on-time. The TPS53515A operates in this cycle until the output voltage is pulled down under the UVP threshold voltage for 1 ms. After the 1-ms UVP delay time, both the high-side MOSFET and the low-side MOSFET drivers are OFF and the device enters the hiccup delay time period, as calculated in Equation 7.

After this hiccup delay period, the controller assesses the OV condition at the end of each soft-start period. During the period that the OV conditions continues, the low-side FET turns on to perform OVP. If an OV condition no longer exists, the controller re-tries the start-up sequence.

$$t_{HICCUP} = (7 \times (t_{POD} + t_{SS} + t_{UVPD})) + t_{POD}$$

= $(7 \times (1 \text{ ms} + 4 \text{ ms} + 1 \text{ ms})) + 1 \text{ ms}$
= 43 ms

where

- t_{HICCUP} is the hiccup delay time
- t_{POD} is the power-on delay time
- t_{SS} is the soft-start time
- t_{UVP} is the UVP delay time

(7)

Out-Of-Bounds Operation (OOB)

The TPS53515A has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, so the device is not latched off after an OOB event. OOB protection operates as an early no-fault overvoltage-protection mechanism. During the OOB operation, the controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly towards the setpoint. During the operation, the cycle-by-cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

UVLO Protection

The TPS53515A monitors the voltage on the VDD pin. If the VDD pin voltage is lower than the UVLO off-threshold voltage, the switch mode power supply shuts off. If the VDD voltage increases beyond the UVLO on-threshold voltage, the controller turns back on. UVLO is a non-latch protection.

Thermal Shutdown

The TPS53515A monitors internal temperature. If the temperature exceeds the threshold value (typically 140°C), TPS53515A shuts off. When the temperature falls approximately 40°C below the threshold value, the device turns on. Thermal shutdown is a non-latch protection.

External Parts Selection

The external components selection is a simple process using D-CAP3™ Mode. Select the external components using the following steps

1. CHOOSE THE SW FREQUENCY

The SW frequency is configured by the resistor divider on the RF pin. Select one of eight SW frequencies from 250 kHz to 1 MHz. Refer Table 1 for the relationship between the SW frequency and resistor-divider configuration.

2. CHOOSE THE OPERATION MODE

Select the operation mode using Table 4.

3. CHOOSE THE INDUCTOR

Determine the inductance value to set the ripple current at approximately ¼ to ½ of the maximum output current. Larger ripple current increases output ripple voltage, improves S/N ratio, and helps stable operation.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(8)

The inductor requires a low DCR to achieve good efficiency. The inductor also requires enough room above peak inductor current before saturation. The peak inductor current is estimated using Equation 9.

$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(9)

4. CHOOSE THE OUTPUT CAPACITOR

The output capacitor selection is determined by output ripple and transient requirement. When operating in CCM, the output ripple has two components as shown in Equation 10. Equation 11 and Equation 12 define these components.

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)}$$
(10)

$$V_{RIPPLE(C)} = \frac{I_{L(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(11)

$$V_{RIPPLE(ESR)} = I_{L(ripple)} \times ESR$$
(12)

5. DETERMINE THE VALUE OF R1 AND R2

The output voltage is programmed by the voltage-divider resistors, R1 and R2, shown in APPLICATION CIRCUIT DIAGRAM. R1 is connected between the VFB pin and the output, and R2 is connected between the VFB pin and GND. The recommended R2 value is from 1 k Ω to 20 k Ω . Determine R1 using Equation 13.

$$R1 = \frac{V_{OUT} - 0.6}{0.6} \times R2 \tag{13}$$

LAYOUT CONSIDERATIONS

Before beginning a design using the TPS53515A, consider the following:

- Place the power components (including input and output capacitors, the inductor, and the TPS53515A) on the solder side of the PCB. In order to shield and isolate the small signal traces from noisy power lines, insert and connect at least one inner plane to ground.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE, and RF must be placed away from high-voltage switching nodes such as SW and VBST to avoid coupling. Use internal layers as ground planes and shield the feedback trace from power traces and components.
- Pin 22 (GND pin) must be connected directly to the thermal pad. Connect the thermal pad to the PGND pins and then to the GND plane.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC-current loop.
- Place the feedback resistor near the device to minimize the VFB trace distance.



- Place the frequency-setting resistor (RF), OCP-setting resistor (R_{TRIP}) and mode-setting resistor (R_{MODE}) close to the device. Use the common GND via to connect the resistors to the GND plane if applicable.
- GND1 (pin 27) and GND2 (pin 28) are not actual GND pins and neither of these pins should be used for dedicated ground connection. The recommendation is to connect GND1 (pin 27) and GND2 (pin 28) to the nearby ground.
- Place the VDD and VREG decoupling capacitors as close to the device as possible. Provide GND vias for each decoupling capacitor and ensure the loop is as small as possible.
- The PCB trace is defined as switch node, which connects the SW pins and high-voltage side of the inductor. The switch node should be as short and wide as possible.
- Use separated vias or trace to connect SW node to the snubber, bootstrap capacitor, and ripple-injection resistor. Do not combine these connections.
- Place one more small capacitor (2.2 nF- 0402 size) between the VIN and PGND pins. This capacitor must be placed as close to the device as possible.
- TI recommends placing a snubber between the SW shape and GND shape for effective ringing reduction. The value of snubber design starts at 3 Ω + 470 pF.
- Consider R,C,Cc network (Ripple injection network) component placement and place the AC coupling capacitor, Cc, close to the device, and R and C close to the power stage.
- See Figure 42 for the layout recommendation.




Figure 42. Layout Recommendation



PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Oty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking ⁽⁴⁾⁽⁵⁾
TPS53515ARVER	ACTIVE	VQFN	RVE	28	3000	Pb-free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1	-40 to 85	53515
TPS53515ARVET	ACTIVE	VQFN	RVE	28	250	Pb-free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1	-40 to 85	53515

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION






7	40	Dimension designed to accommodate the component width						
E	30	Dimension designed to accommodate the component length						
P	(0	Dimension designed to accommodate the component thickness						
	W	Overall width of the carrier tape						
F	21	Pitch between successive cavity centers						
LF	P1	Pitch between successive cavity centers						

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53515ARVER	Plastic QFN	RVE	28	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
TPS53515ARVET	Plastic QFN	RVE	28	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53515ARVER	Plastic QFN	RVE	28	3000	367.0	367.0	35.0
TPS53515ARVET	Plastic QFN	RVE	28	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - E. Falls within JEDEC MO-220.



RVE (R-PVQFN-N28)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211776/D 09/12

NOTE: All linear dimensions are in millimeters



RVE (R-PWQFN-N28)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Electroformed stencils offer adequate release at thicker values/lower Area Ratios. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)