

Technical documentation





SN74LV165A

SCLS402R - APRIL 1998 - REVISED MARCH 2023

# SN74LV165A Parallel-Load 8-Bit Shift Registers

### 1 Features

Texas

INSTRUMENTS

- V<sub>CC</sub> operation of 2 V to 5.5 V
- Maximum t<sub>pd</sub> of 10.5 ns at 5 V
- Support mixed-mode voltage operation on all ports
- I<sub>off</sub> supports partial-power-down mode operation
- Latch-up performance exceeds 250 mA per JESD 17

# 2 Applications

Increase the Number of Inputs on a Microcontroller

### **3 Description**

The SN74LV165A device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V  $V_{CC}$  operation.


When the device is clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/  $\overline{LD}$ ) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output,  $\overline{Q}_H$ .

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Package Information()									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	D (SOIC, 16)	9.90 mm × 3.90 mm							
	DB (SSOP, 16)	6.20 mm × 5.30 mm							
	NS (SO, 16)	10.20 mm × 5.30 mm							
SN74LV165A	PW (TSSOP, 16)	5.00 mm × 4.40 mm							
	DGV (TVSOP, 16)	3.60 mm × 4.40 mm							
	RGY (VQFN, 16)	4.00 mm × 3.50 mm							
	BQB (WQFN, 16)	3.60 mm × 2.60 mm							

### Package Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.



# **Table of Contents**

2 / 3 I	Features Applications Description Revision History	1 1
	Pin Configuration and Functions	
6 \$	Specifications	4
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	4
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	
	6.5 Electrical Characteristics	<mark>6</mark>
	6.6 Timing Requirements, $V_{CC}$ = 2.5 V ± 0.2 V	
	6.7 Timing Requirements, $V_{CC}$ = 3.3 V ± 0.3 V	
	6.8 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V	
	6.9 Switching Characteristics, $V_{CC}$ = 2.5 V ± 0.2 V	7
	6.10 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V	7
	6.11 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	8
	6.12 Timing Diagrams	
	6.13 Operating Characteristics	9
	6.14 Typical Characteristics	9

7 Parameter Measurement Information	10
8 Detailed Description	11
8.1 Overview	11
8.2 Functional Block Diagram	11
8.3 Feature Description	11
8.4 Device Functional Modes	13
9 Application and Implementation	14
9.1 Application Information	14
9.2 Typical Application	14
9.3 Power Supply Recommendations	16
9.4 Layout	16
10 Device and Documentation Support	17
10.1 Documentation Support	17
10.2 Receiving Notification of Documentation Upda	ates <mark>17</mark>
10.3 Support Resources	
10.4 Trademarks	17
10.5 Electrostatic Discharge Caution	17
10.6 Glossary	17
11 Mechanical, Packaging, and Orderable	
Information	17

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision Q (December 2022) to Revision R (March 2023)	Page
Updated structural layout of document and formatted tables to current standard	
Changes from Revision P (June 2022) to Revision Q (December 2022)	Page
Changed data sheet status from Advanced Information to Production Data	1
Changes from Revision O (November 2016) to Revision P (June 2022)	Page
Updated specifications table formatting	6
Changes from Revision N (July 2013) to Revision O (November 2016)	Page
Added Applications section Device Information table. Table of Contents. Pin Configuration and Eur	octions



### **5** Pin Configuration and Functions





Figure 5-1. D, DB, DGV, N or PW Package, 16-Pin SOIC, SSOP, TVSOP, SOP or TSSOP (Top View)



(Top View)

#### Table 5-1. Pin Functions

PIN		<b>TYPE</b> <sup>(1)</sup>	DESCRIPTION
NAME	NO.		DESCRIPTION
A	11	I	Serial input A
В	12	I	Serial input B
С	13	I	Serial input C
CLK	2	I	Storage clock
CLK INH	15	I	Storage clock
D	14	I	Serial input D
E	3	I	Serial input E
F	4	I	Serial input F
G	5	I	Serial input G
GND	8	G	Ground pin
Н	6	I	Serial input H
Q <sub>H</sub>	7	0	Output H, inverted
Q <sub>H</sub>	9	0	Output H
SH/ LD	1	I	Load Input
SER	10	I	Serial input
V <sub>CC</sub>	16	Р	Power pin
PAD		_	Thermal Pad <sup>(2)</sup>

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) RGY and BQB Package Only



### 6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impeda	ance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage <sup>(2) (3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>ОК</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND	·		±50	mA
T <sub>jmax</sub>	Maximum virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
V <sub>IH</sub>	High lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V
VIН	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		v
		$V_{CC}$ = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5	
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	v
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50	μA
	High-level output current	$V_{CC}$ = 2.3 V to 2.7 V		-2	
I <sub>OH</sub>		V <sub>CC</sub> = 3 V to 3.6 V		-6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-12	
		V <sub>CC</sub> = 2 V		50	μA
1	Low-level output current	$V_{CC}$ = 2.3 V to 2.7 V		2	
I <sub>OL</sub>		V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		12	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		$V_{CC}$ = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs

### 6.4 Thermal Information

		SN74LV165A							
THERMAL METRIC <sup>(1)</sup>		D (SOIC) 16 PINS	DB (SSOP) 16 PINS	NS (SO) 16 PINS	PW (TSSOP) 16 PINS	DGV (TVSOP) 16 PINS	RGY (VQFN) 16 PINS	BQB (WQFN) 16 PINS	UNIT
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	86.2	102.8	89.4	113.3	125.9	48.8	85.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	46.1	53.3	47.9	48.3	51	46.7	82.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	43.8	53.5	49.8	58.4	57.7	24.9	55.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	13.2	16.6	16.6	6.4	5.7	2	9.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	43.5	52.9	49.5	57.8	57.2	24.9	55.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	11.7	33.3	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics



#### **6.5 Electrical Characteristics**

	PARAMETER	TEST CONDITIONS	V	–40°C to 85°C		<b>-40°</b>	C to 125°	°C	UNIT	
	PARAWETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = –50 mA	2 V to 5.5 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1			
VOH	High-level output voltage	I <sub>OH</sub> = –2 mA	2.3 V	2			2			v
		I <sub>OH</sub> = –6 mA	3 V	2.48			2.48			
		I <sub>OH</sub> = –12 mA	4.5 V	3.8			3.8			
		I <sub>OL</sub> = 50 mA	2 V to 5.5 V			0.1			0.1	
N.		I <sub>OL</sub> = 2 mA	2.3 V			0.4			0.4	v
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 6 mA	3 V			0.44			0.44	v
		I <sub>OL</sub> = 12 mA	4.5 V			0.55			0.55	
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±1			±1	μA
I <sub>CC</sub>	Static supply current	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20			20	μA
I <sub>off</sub>	Partial power down current	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0			5			5	μA
Ci	Input capacitance	$V_{I} = V_{CC}$ or GND	3.3 V		1.7			1.7		pF

over operating free-air temperature range (unless otherwise noted).

### 6.6 Timing Requirements, $V_{CC}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER		ARAMETER TEST CONDITION 25			–40°C to 85°C		–40°C to 1	25°C	UNIT
	FANAIWETER	TEST CONDITION	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLK high or low	8.5		9		9		ns
L <sub>w</sub>	Fuise duration	SH/ LD low	11		13		13		115
		SH/ LD high before CLK↑	7		8.5		8.5		
	Setup time	SER before CLK↑	8.5		9.5		9.5		ns
<sup>t</sup> su	Setup time	CLK INH before CLK↑	7		7		7		115
		Data before SH/ LD↑	11.5		12		12		
		SER data after CLK↑	-1		0		0		
t <sub>h</sub>	Hold time	Parallel data after SH/ LD↑	0		0		0		ns
		SH/ LD high after CLK↑	0		0		0		

### 6.7 Timing Requirements, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted (see Figure 7-1)

PARAMETER		TEST CONDITION	25°C		–40°C to	85°C	-40°C to 1	25°C	UNIT
	FARAINETER	TEST CONDITION	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
+	Pulse duration	CLK high or low	6		7		7		ns
L.W.	Fuise duration	SH/ LD low	7.5		9		9		115
		SH/ ID high before CLK↑	5		6		6		
	Setup time	SER before CLK↑	5		6		6		
Lsu	Setup time	CLK INH before CLK↑	5		5		5		ns
		Data before SH/ LD↑	7.5		8.5		8.5		
		SER data after CLK↑	0		0		0		ns
t <sub>h</sub>	Hold time	Parallel data after SH/ LD↑	0.5		0.5		0.5		
		SH/ LD high after CLK↑	0		0		0		



# 6.8 Timing Requirements, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free	e-air temperature range (unless	s otherwise noted) (see Figure 7-1)
even recommended operating nee	an temperature range (amove	

	PARAMETER	TEST CONDITION	25°C		–40°C to	85°C	–40°C to 1	25°C	UNIT
	PARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLK high or low	4		4		4		
L.W.	Pulse duration	SH/ LD low	5	5		6			ns
		SH/ LD high before CLK↑	4		4		4		
	O a true time a	SER before CLK↑	4		4		4		
ι <sub>su</sub>	Setup time	CLK INH before CLK↑	3.5		3.5		3.5		ns
		Data before SH/ LD↑	5		5		5		
		SER data after CLK↑	0.5		0.5		0.5		
t <sub>h</sub>	t <sub>h</sub> Hold time	Parallel data after SH/ LD↑	1		1		1		ns
		SH/ ID high after CLK↑	0.5		0.5		0.5		

### 6.9 Switching Characteristics, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V

over operating free-air temperature range (unless otherwise noted), (see Figure 7-1)

PARAMET	FROM	то	LOAD		25°C		–40°	°C to 85°C	-40°			
ER	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX		
f			C <sub>L</sub> = 15 pF	50	80		45		45		MHz	
f <sub>max</sub>			C <sub>L</sub> = 50 pF	40	65		35		35			
	CLK				12.2	19.8	1	22	1	22		
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF		13.1	21.5	1	23.5	1	23.5	ns	
	Н				12.9	21.7	1	24	1	24		
	CLK				15.3	23.3	1	26	1	26		
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF		16.1	25.1	1	28	1	28	ns
	Н				15.9	25.3	1	28	1	28		

### 6.10 Switching Characteristics, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over operating free-air temperature range (unless otherwise noted), (see Figure 7-1)


PARAMETER	FROM	то	LOAD		25°C		<b>-40</b> °	C to 85°C	-40°	C to 125°C	UNIT																		
PARAMETER	(INPUT)	(OUTPUT)	САР	MIN	TYP	MAX	MIN	ΤΥΡ ΜΑΧ	MIN	TYP MAX																			
£			C <sub>L</sub> = 15 pF	65	115		55		55		MHz																		
f <sub>max</sub>			C <sub>L</sub> = 50 pF	60	90		50		50																				
	CLK				8.6	15.4	1	18	1	18																			
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF		9.1	15.8	1	18.5	1	18.5	ns																		
	Н	-	μ.		8.9	14.1	1	16.5	1	16.5																			
	CLK		o =0		10.9	14.9	1	16.9	1	16.9																			
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50											C <sub>L</sub> = 50 pF									11.3	19.3	1	22	1	22	ns
	Н	Q <sub>H</sub> or Q	۳'		11.1	17.6	1	20	1	20	1																		

# 6.11 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

#### over recommended operating free-air temperature range (see Figure 7-1)

PARAMETER	FROM	то	LOAD		25°C		-40°	C to 85°C	-40°	C to 125°C	
PARAMETER	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	
f			C <sub>L</sub> = 15 pF	110	165		90		90		- MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	95	125		85		85		
	CLK				6	9.9	1	11.5	1	11.5	
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF		6	9.9	1	11.5	1	11.5	ns
	Н	-	μ.		6	9.9	1	10.5	1	10.5	
	CLK		0 -0		7.7	11.9	1	13.5	1	13.5	
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF		7.7	11.9	1	13.5	1	13.5	ns
	Н		۳'		7.6	11	1	12.5	1	12.5	

### 6.12 Timing Diagrams








### 6.13 Operating Characteristics

T<sub>A</sub> = 25°C


	PARAMETER	TEST CO	ONDITIONS	V <sub>cc</sub>	TYP	UNIT
C .	Power dissipation capacitance	C <sub>1</sub> = 50 pF	f = 10 MHz	3.3 V	36.1	nΕ
Cpd		C <sub>L</sub> = 50 pF		5 V	37.5	pF

### 6.14 Typical Characteristics





#### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns,
  - t<sub>f</sub> ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuit and Voltage Waveforms



### 8 Detailed Description

#### 8.1 Overview


The SN74LV165A device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V V<sub>CC</sub> operation.

When the device is clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/  $\overline{LD}$ ) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output,  $\overline{Q}_H$ .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/  $\overline{\text{LD}}$  is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/  $\overline{\text{LD}}$  is held high. The parallel inputs to the register are enabled while SH/  $\overline{\text{LD}}$  is held low, independently of the levels of CLK, CLK INH, or SER.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.



#### 8.3.3 Partial Power Down (I<sub>off</sub>)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I<sub>off</sub> specification in the *Electrical Characteristics* table.

#### 8.3.4 Clamp Diode Structure

Figure 8-1 shows the inputs and outputs to this device have negative clamping diodes only.

**CAUTION** Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clampcurrent ratings are observed.




Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output



#### 8.4 Device Functional Modes

The Operating Mode Table and the Output Function Table list the functional modes of the SN74LV165A.

INPUTS <sup>(1)</sup>			FUNCTION
SH/LD	CLK	CLK INH	FUNCTION
L	X	Х	Parallel load
н	Н	Х	No change
Н	X	Н	No change
н	L	↑ (	Shift <sup>(2)</sup>
Н	<b>↑</b>	L	Shift <sup>(2)</sup>

#### Table 8-1. Operating Mode Table

 H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition

(2) Shift : Content of each internal register shifts towards serial output Q<sub>H</sub>. Data at SER is shifted into the first register.

#### Table 8-2. Output Function Table

INTERNAL REG	ISTERS <sup>(1)</sup> (2)	OUTPUTS <sup>(2)</sup>					
A — G	н	Q	Q				
Х	L	L	Н				
Х	Н	Н	L				

- Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care



### 9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV165A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates minimize overshoot and undershoot on the outputs.

#### 9.2 Typical Application




Figure 9-1. Input Expansion with Shift Registers

#### 9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV165A plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V<sub>CC</sub> listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV165A plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV165A can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV165A can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V<sub>CC</sub> pin.



Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.* 

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV165A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74LV165A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

#### 9.2.4 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV165A to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.



#### 9.2.5 Application Curve




Figure 9-2. Application Timing Diagram

### 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Section 6.1* section. Each V<sub>CC</sub> terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor and if there are multiple V<sub>CC</sub> terminals then TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 9.4.2 Layout Example




Figure 9-3. Example Layout for the SN74LV165A in the PW Package

### **10 Device and Documentation Support**

#### **10.1 Documentation Support**

#### **10.1.1 Related Documentation**

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV165A	Click here	Click here	Click here	Click here	Click here

Table 10.1 Delated Links

# 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV165ABQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADRE4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	
SN74LV165ADRG3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV165A	Samples
SN74LV165APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWRE4	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	
SN74LV165APWRG3	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWT	LIFEBUY	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	
SN74LV165ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV165A	Samples
SN74LV165ARGYRG4	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV165A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



#### www.ti.com

# PACKAGE OPTION ADDENDUM

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV165A :

Automotive : SN74LV165A-Q1

Enhanced Product : SN74LV165A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications


www.ti.com

Texas


STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV165ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV165ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV165ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV165ADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV165APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

Pack Materials-Page 1



www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Nov-2023



All dimensions are nominal					· · · · · · · · · · · · · · · · · · ·		·
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV165ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV165ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV165ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV165ADR	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV165ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV165ADRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV165ADRG4	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV165ANSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LV165APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV165APWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV165APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV165APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV165APWT	TSSOP	PW	16	250	356.0	356.0	35.0
SN74LV165ARGYR	VQFN	RGY	16	3000	356.0	356.0	35.0

#### Pack Materials-Page 2


# **NS0016A**



# **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




# NS0016A

# **EXAMPLE BOARD LAYOUT**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# NS0016A

# **EXAMPLE STENCIL DESIGN**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)


7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) -16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

4211283-4/E 08/12

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DB0016A**



# **PACKAGE OUTLINE**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.

# DB0016A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0016A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 7,40 5,00 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° 0,15 0,05 Seating Plane - 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **BQB 16**


# **GENERIC PACKAGE VIEW**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4226161/A

# **BQB0016A**

# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# BQB0016A

# **EXAMPLE BOARD LAYOUT**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **BQB0016A**

# **EXAMPLE STENCIL DESIGN**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **MECHANICAL DATA**



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N16)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)