







SN74AHC08Q-Q1

SGDS010D - SEPTEMBER 1998 - REVISED JUNE 2023

SN74AHC08Q-Q1 Automotive Quadruple 2-Input Positive-and Gate

1 Features

- Qualified for Automotive Applications
- Operating Range 2-V to 5.5-V V_{CC}
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Latch-Up Performance Exceeds 250 mA Per JESD 17

2 Description

This device is a quadruple 2-input positive-AND gate that performs the Boolean function $Y + A \cdot B$ or $Y = \overline{A}$ +B in positive logic.

Package Information

PART NUMBER	PACKAGE ¹	PACKAGE SIZE ²		
	D (SOIC, 14)	8.65 mm × 6 mm		
SN74AHC08Q-Q1	PW (TSSOP, 14)	5.00 mm × 6.4 mm		
	BQA (WQFN, 14)	3 mm × 2.5 mm		

- 1. For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Figure 2-1. Logic Diagram (Positive Logic)



Table of Contents

1 Features1	5.9 Operating Characteristics6
2 Description1	6 Parameter Measurement Information7
3 Revision History2	7 Detailed Description
4 Pin Configuration and Functions3	7.1 Functional Block Diagram
5 Specifications4	7.2 Device Functional Modes
5.1 Absolute Maximum Ratings4	8 Device and Documentation Support
5.2 ESD Ratings4	8.1 Documentation Support9
5.3 Recommended Operating Conditions4	8.2 Receiving Notification of Documentation Updates9
5.4 Thermal Information5	8.3 Support Resources
5.5 Electrical Characteristics5	8.4 Trademarks
5.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V5	8.5 Electrostatic Discharge Caution
5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6	8.6 Glossary9
5.8 Noise Characteristics6	9 Mechanical, Packaging, and Orderable Information 10

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (April 2008) to Revision D (June 2023)

Page

- Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Added BQA package to Package Information table

Submit Document Feedback



4 Pin Configuration and Functions




Figure 4-1. D or PW Package (Top View)

Table 4-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
1A	1	Input	Channel 1, Input A
1B	2	Input	Channel 1, Input B
1Y	3	Output	Channel 1, Output Y
2A	4	Input	Channel 2, Input A
2B	5	Input	Channel 2, Input B
2Y	6	Output	Channel 2, Output Y
GND	7	_	Ground
3Y	8	Output	Channel 3, Output Y
3A	9	Input	Channel 3, Input A
3B	10	Input	Channel 3, Input B
4Y	11	Output	Channel 4, Output Y
4A	12	Input	Channel 4, Input A
4B	13	Input	Channel 4, Input B
V _{CC}	14	_	Positive Supply



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _I ¹	Input voltage range		-0.5	7	V
V _O ¹	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V _I < 0)		-20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V		±50	mA	
T _{stg}	Storage temperature range	Storage temperature range		150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ¹	±2000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)¹

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V	
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 2 V		0.5		
V _{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V	
		V _{CC} = 5.5 V		1.65		
VI	Input voltage	·	0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 2 V		-50	mA	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		
		V _{CC} = 2 V		50	mA	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	mΛ	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		100	ns/V	
ΔυΔν	input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	115/ V	
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



5.4 Thermal Information

		SI	174AHC08Q-Q1		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	BQA (WQFN)	UNIT
		14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	147.7	88.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS		V _{CC}		T _A = -40°C TO 125°C		T _A = -40°C TO 85°C		UNIT		
					MIN	TYP	MAX	MIN	MAX	MIN	MAX	
				2 V	1.9	2		1.9		1.9		
		I _{OH} = -50 μA		3 V	2.9	3		2.9		2.9		
V _{OH}				4.5 V	4.4	4.5		4.4		4.4		V
		I _{OH} = -4 mA		3 V	2.58			2.48		2.48		
		I _{OH} = −8 mA		4.5 V	3.94			3.8		3.8		
		I _{OL} = 50 μA		2 V			0.1		0.1		0.1	
				3 V			0.1		0.1		0.1	
V _{OL}							0.1		0.1		0.1	V
		I _{OL} = 4 mA		3 V			0.36		0.5		0.44	
		I _{OL} = 8 mA		4.5 V			0.36		0.5		0.44	
I _I	A or B inputs	V _I = 5.5 V or GND		0 V to 5.5 V			±0.1		±1		±1	μΑ
I _{CC}	•	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V			2		20		20	μΑ
Ci		$V_I = V_{CC}$ or GND		5 V		4	10					pF

5.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T	= 25°C		T _A = -4		T _A = -4 85		UNIT			
	(IIVF OT)	(001701)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX				
t _{PLH}	A or B	B V	Y C ₁ = 15 pF		6.2	8.8	1	10.5	1	10.5	ns			
t _{PHL}	A or B	AOID	ī	•	OL = 13 pr	C _L = 13 μr		6.2	8.8	1	10.5	1	10.5	115
t _{PLH}	A or B	A == D	V	0 - 50 - 5		8.7	12.3	1	14	1	14	no		
t _{PHL}	AUID	1	C _L = 50 pF		8.7	12.3	1	14	1	14	ns			



5.7 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A :	= 25°C		T _A = -40 125		T _A = -40		UNIT			
(INPUT)	(IIVFOT)	(OUTPUT) CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX					
t _{PLH}	A or B Y	V	C _L = 15 pF		4.3	5.9	1	7	1	7	20			
t _{PHL}		AOID			4.3	5.9	1	7	1	7	ns			
t _{PLH}	A or B	A == D	A or D	A or D	V	C = 50 pF		5.8	7.9	1	9	1	9	ne
t _{PHL}	AUID	A OF B	Y C _L = 50 pF		5.8	7.9	1	9	1	9	ns			

5.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^1$

	PARAMETER	MIN	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V
V _{IH(D)}	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V

⁽¹⁾ Characteristics are for surface-mount packages only.


5.9 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	18	pF



6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{CC}
t _{PHZ} /t _{PZH}	GND
Open Drain	V _{CC}



7 Detailed Description

7.1 Functional Block Diagram



Figure 7-1. Logic Diagram (Positive Logic)

7.2 Device Functional Modes

Table 7-1. Function Table (Each Gate)

INP	UTS	OUTPUT Y				
Α	В	OUIFUL				
Н	Н	Н				
L	X	L				
X	L	L				

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74AHC08Q-Q1	Click here	Click here	Click here	Click here	Click here

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 8-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC08QDRG4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		AHC08Q	Samples
SN74AHC08QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08Q	Samples
SN74AHC08QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08Q	Samples
SN74AHC08QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08Q	Samples
SN74AHC08QWBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Jul-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC08QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08QWBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1

www.ti.com 9-Jul-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC08QPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC08QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC08QWBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0

2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)