



[Order](#page-78-0)





## **[ADC3441](http://www.ti.com/product/adc3441?qgpn=adc3441), [ADC3442](http://www.ti.com/product/adc3442?qgpn=adc3442), [ADC3443](http://www.ti.com/product/adc3443?qgpn=adc3443), [ADC3444](http://www.ti.com/product/adc3444?qgpn=adc3444)**

SBAS670B –JULY 2014–REVISED APRIL 2017

# **ADC344x Quad-Channel, 14-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converters**

## <span id="page-0-0"></span>**1 Features**

- <span id="page-0-4"></span>**Quad Channel**
- 14-Bit Resolution
- Single Supply: 1.8 V
- Serial LVDS Interface
- Flexible Input Clock Buffer With Divide-by-1, -2, -4
- $SNR = 72.4$  dBFS, SFDR = 87 dBc at  $f_{IN}$  = 70 MHz
- Ultra-Low Power Consumption:
	- 98 mW/Ch at 125 MSPS
- Channel Isolation: 105 dB
- Internal Dither and Chopper
- Support for Multi-Chip Synchronization
- <span id="page-0-2"></span>• Pin-to-Pin Compatible With 12-Bit Version
- Package: VQFN-56 (8 mm × 8 mm)

# <span id="page-0-1"></span>**2 Applications**

- Multi-Carrier, Multi-Mode Cellular Base Stations
- Radar and Smart Antenna Arrays
- Munitions Guidance
- **Motor Control Feedback**
- Network and Vector Analyzers
- Communications Test Equipment
- Nondestructive Testing
- Microwave Receivers
- Software-Defined Radios (SDRs)
- <span id="page-0-3"></span>• Quadrature and Diversity Radio Receivers

## **3 Description**

Tools & [Software](#page-78-0)

The ADC344x devices are a high-linearity, ultra-low power, quad-channel, 14-bit, 25-MSPS to 125-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization.

The ADC344x family supports serial low-voltage differential signaling (LVDS) to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is twowire, where each ADC data are serialized and output over two LVDS pairs. Optionally, a one-wire serial LVDS interface is available. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 14-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are transmitted as LVDS outputs.

### **Device Information**



(1) For all available packages, see the orderable addendum at the end of the data sheet.



### **Spectrum at 10 MHz**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **INTERNATION PRODUCTION PRODUCTION DATA** 

# **Table of Contents**





# <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## **Changes from Revision A (October 2015) to Revision B Page**



### Downloaded From [Oneyac.com](https://www.oneyac.com)



**[www.ti.com](http://www.ti.com)** SBAS670B –JULY 2014–REVISED APRIL 2017

# **Revision History (continued)**



## **Changes from Original (July 2014) to Revision A Page**



## <span id="page-3-0"></span>**5 Device Comparison Table**



# <span id="page-3-1"></span>**6 Pin Configuration and Functions**



4



## **[ADC3441](http://www.ti.com/product/adc3441?qgpn=adc3441), [ADC3442](http://www.ti.com/product/adc3442?qgpn=adc3442), [ADC3443](http://www.ti.com/product/adc3443?qgpn=adc3443), [ADC3444](http://www.ti.com/product/adc3444?qgpn=adc3444)**

**[www.ti.com](http://www.ti.com)** SBAS670B –JULY 2014–REVISED APRIL 2017

### **Pin Functions**

<span id="page-4-0"></span>

# <span id="page-5-0"></span>**7 Specifications**

## <span id="page-5-1"></span>**7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## <span id="page-5-2"></span>**7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# <span id="page-5-3"></span>**7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



<span id="page-5-5"></span><span id="page-5-4"></span>(1) After power-up, only use the RESET pin to reset the device for the first time; see the *Register [Initialization](#page-54-0)* section for details.

(2) See  $\overline{\text{Table 3}}$  $\overline{\text{Table 3}}$  $\overline{\text{Table 3}}$  for details.<br>(3) With the clock divider en

6

(3) With the clock divider enabled by default for divide-by-1. Maximum sampling clock frequency for the divide-by-4 option is 500 MSPS.



**[www.ti.com](http://www.ti.com)** SBAS670B –JULY 2014–REVISED APRIL 2017

# <span id="page-6-0"></span>**7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor](http://www.ti.com/lit/pdf/spra953) and IC Package Thermal Metrics* application report.

## <span id="page-6-1"></span>**7.5 Electrical Characteristics: General**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C

<span id="page-6-6"></span><span id="page-6-4"></span><span id="page-6-3"></span><span id="page-6-2"></span>

<span id="page-6-9"></span><span id="page-6-8"></span><span id="page-6-7"></span><span id="page-6-5"></span>(1) Crosstalk is measured with a –1-dBFS input signal on the aggressor channel and no input on the victim channel.

(2) Channels A and B are near to each other but far from channels C and D. Similarly, channels C and D are near to each other but far from channels A and B; see the *Pin [Configuration](#page-3-1) and Functions* section for more information.

Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

## <span id="page-7-0"></span>**7.6 Electrical Characteristics: ADC3441, ADC3442**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C



## <span id="page-7-1"></span>**7.7 Electrical Characteristics: ADC3443, ADC3444**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C





## <span id="page-8-0"></span>**7.8 AC Performance: ADC3441**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C



(1) Reported from a 1-MHz offset.

# **AC Performance: ADC3441 (continued)**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C

<span id="page-9-1"></span><span id="page-9-0"></span>



## <span id="page-10-0"></span>**7.9 AC Performance: ADC3442**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C



(1) Reported from a 1-MHz offset.

# **AC Performance: ADC3442 (continued)**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C





## <span id="page-12-0"></span>**7.10 AC Performance: ADC3443**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C



(1) Reported from a 1-MHz offset.

# **AC Performance: ADC3443 (continued)**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C





## <span id="page-14-0"></span>**7.11 AC Performance: ADC3444**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C



(1) Reported from a 1-MHz offset.

# **AC Performance: ADC3444 (continued)**

at maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input (unless otherwise noted); typical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C



## <span id="page-16-0"></span>**7.12 Digital Characteristics**

the dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1; AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted)



<span id="page-16-3"></span><span id="page-16-2"></span>(1) SEN has an internal 150-kΩ pullup resistor to AVDD. SPI pins (SEN, SCLK, SDATA) may be driven by 1.8 V or 3.3 V CMOS buffers.

(2) SYSREF is internally biased to 0.9 V.

## <span id="page-16-1"></span>**7.13 Timing Requirements: General**

typical values are at  $T_A = 25^{\circ}$ C, AVDD = DVDD = 1.8 V, and -1-dBFS differential input (unless otherwise noted); minimum and maximum values are across the full temperature range:  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ 



<span id="page-16-4"></span>(1) Overall latency = ADC latency +  $t_{PDI}$ ; see [Figure](#page-43-3) 141.

# <span id="page-17-0"></span>**7.14 Timing Requirements: LVDS Output**

typical values are at 25°C, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 7x serialization (2-wire mode),  $C_{LOAD}$  = 3.3 pF<sup>(1)</sup>, and R<sub>LOAD</sub> = 100  $\Omega^{(2)}$  (unless otherwise noted); minimum and maximum values are across the full temperature range: T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = +85°C<sup>(3)(4)</sup>



(1)  $C_{\text{LOAD}}$  is the effective external single-ended load capacitance between each output pin and ground (2)  $R_{\text{LOAD}}$  is the differential load resistance between the LVDS output pair.

 $(2)$  R<sub>LOAD</sub> is the differential load resistance between the LVDS output pair.<br>(3) Measurements are done with a transmission line of a 100- $\Omega$  characteris (3) Measurements are done with a transmission line of a 100-Ω characteristic impedance between the device and load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.

(4) Timing parameters are ensured by design and characterization and are not tested in production.

(5) Data valid refers to a logic high of +100 mV and a logic low of –100 mV.

### **Table 1. LVDS Timings at Lower Sampling Frequencies: 7x Serialization (2-Wire Mode)**



### **Table 2. LVDS Timings at Lower Sampling Frequencies: 14x Serialization (1-Wire Mode)**





## <span id="page-18-0"></span>**7.15 Typical Characteristics: ADC3441**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 25 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-\mathcal{V}_{\text{PP}}$  full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

# **Typical Characteristics: ADC3441 (continued)**

typical values are at  $T_A = 25^\circ \text{C}$ , ADC sampling rate = 25 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-V_{\text{PP}}$  full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3441 (continued)**

typical values are at  $T_A = 25^\circ \text{C}$ , ADC sampling rate = 25 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

Downloaded From [Oneyac.com](https://www.oneyac.com)



# **Typical Characteristics: ADC3441 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 25 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3441 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 25 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)





# **Typical Characteristics: ADC3441 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 25 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)

<span id="page-23-0"></span>



## <span id="page-24-0"></span>**7.16 Typical Characteristics: ADC3442**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-V_{PP}$  full-scale,  $32k$ -point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)

<span id="page-24-2"></span><span id="page-24-1"></span>

Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

## **Typical Characteristics: ADC3442 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-V_{\text{PP}}$  full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3442 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*



# **Typical Characteristics: ADC3442 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3442 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)





# **Typical Characteristics: ADC3442 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)

<span id="page-29-0"></span>



## <span id="page-30-0"></span>**7.17 Typical Characteristics: ADC3443**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-\mathcal{V}_{\text{PP}}$  full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)

<span id="page-30-2"></span><span id="page-30-1"></span>

Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

# **Typical Characteristics: ADC3443 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-V_{\text{PP}}$  full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3443 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*



# **Typical Characteristics: ADC3443 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3443 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)





# **Typical Characteristics: ADC3443 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)

<span id="page-35-0"></span>


## **7.18 Typical Characteristics: ADC3444**

typical values are at  $T_A = 25^\circ$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-\mathcal{V}_{\text{PP}}$  full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

**Typical Characteristics: ADC3444 (continued)**

typical values are at  $T_A = 25^\circ C$ , ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input,  $2-V_{\text{PP}}$  full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3444 (continued)**

typical values are at  $T_A = 25^\circ C$ , ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)





## **Typical Characteristics: ADC3444 (continued)**

typical values are at  $T_A = 25^\circ C$ , ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



*Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback* Copyright © 2014–2017, Texas Instruments Incorporated



## **Typical Characteristics: ADC3444 (continued)**

typical values are at  $T_A = 25^\circ C$ , ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



## **Typical Characteristics: ADC3444 (continued)**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)





### **7.19 Typical Characteristics: Common**

typical values are at  $T_A = 25^\circ C$ , ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when chopper is enabled, and dither on (unless otherwise noted)



Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

43



## **[ADC3441,](http://www.ti.com/product/adc3441?qgpn=adc3441) [ADC3442](http://www.ti.com/product/adc3442?qgpn=adc3442), [ADC3443](http://www.ti.com/product/adc3443?qgpn=adc3443), [ADC3444](http://www.ti.com/product/adc3444?qgpn=adc3444)**

SBAS670B –JULY 2014–REVISED APRIL 2017 **[www.ti.com](http://www.ti.com)**

## **7.20 Typical Characteristics: Contour**

typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, -1dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, chopper disabled, SNR reported with a 1-MHz offset from dc when chopper is disabled and from  $f_S$  / 2 when is chopper enabled, and dither on (unless otherwise noted)



## **8 Parameter Measurement Information**

## **8.1 Timing Diagrams**





## **Timing Diagrams (continued)**



**Figure 143. Output Timing Diagram**

## **Timing Diagrams (continued)**



**Figure 144. Setup and Hold Time**



## **9 Detailed Description**

## **9.1 Overview**

The ADC344x devices are a high-linearity, ultra-low power, quad-channel, 14-bit, 25-MSPS to 125-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization. The ADC344x family supports serial LVDS interface in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 14-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

## **9.2 Functional Block Diagram**



Downloaded From [Oneyac.com](https://www.oneyac.com)

### **9.3 Feature Description**

#### **9.3.1 Analog Inputs**

The ADC344x analog signal inputs are designed to be driven differentially. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5 V) and (VCM – 0.5 V), resulting in a 2-V<sub>PP</sub> (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 540 MHz (50- $\Omega$  source driving 50- $\Omega$ termination between INP and INM).

### **9.3.2 Clock Input**

The device clock inputs may be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 0.95 V using internal 5-kΩ resistors. The ADC344x self-bias clock inputs may be driven by the transformercoupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in [Figure](#page-47-0) 145, [Figure](#page-47-0) 146, and [Figure](#page-47-1) 147. See [Figure](#page-48-0) 148 for details regarding the internal clock buffer.

<span id="page-47-0"></span>

#### <span id="page-47-1"></span>**Figure 145. Differential Sine-Wave Clock Driving Circuit**





**Figure 147. LVPECL Clock Driving Circuit**

**FXAS** 

**NSTRUMENTS** 





NOTE:  $C_{EQ}$  is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

#### **Figure 148. Internal Clock Buffer**

<span id="page-48-1"></span><span id="page-48-0"></span>A single-ended CMOS clock may be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-μF capacitor, as shown in [Figure](#page-48-1) 149. However, for best performance the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with low jitter. Band-pass filtering of the clock source may help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.



**Figure 149. Single-Ended Clock Driving Circuit**

#### *9.3.2.1 Using the SYSREF Input*

The ADC344x has a SYSREF input pin that can be used when the clock-divider feature is used. A logic low-tohigh transition on the SYSREF pin aligns the falling edge of the divided clock with the next falling edge of the input clock, essentially resetting the phase of the divided clock, as shown in [Figure](#page-49-0) 150. When multiple ADC344x devices are onboard and the clock divider option is used, the phase of the divided clock among the devices may not be the same. The phase of the divided clock in each device can be synchronized to the common sampling clock by using the SYSREF pins. SYSREF can applied as mono-shot or periodic waveform. When applied as periodic waveform, its period must be integer multiple of period of the divided clock. When not used, the SYSREFP and SYSREFM pins can be connected to AVDD and GND, respectively. Alternatively, the SYSREF buffer inside the device can be powered down using the PDN SYSREF register bit.



**Figure 150. Using SYSREF for Synchronization**

#### <span id="page-49-0"></span>*9.3.2.2 SNR and Clock Jitter*

The signal-to-noise ratio of the ADC is limited by three different factors, as shown in [Equation](#page-49-1) 1. Quantization noise (typically 86 dB for a 14-bit ADC) and thermal noise limit SNR at low input frequencies while the clock jitter sets SNR for higher input frequencies.

<span id="page-49-1"></span>
$$
SNR_{ADC}[dBc] = -20 \cdot \log \sqrt{\left(10^{-\frac{SNR_{Quantization\,Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{thermal\,Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{jiter}}{20}}\right)^2}
$$
(1)

The SNR limitation resulting from sample clock jitter may be calculated with [Equation](#page-49-2) 2.

<span id="page-49-2"></span>
$$
SNR_{\text{Jitter}}[dBc] = -20 \cdot \log(2\pi \cdot f_{in} \cdot T_{\text{Jitter}})
$$
\n(2)

 $SNR_{Jitter} [dBc] = -20 \cdot \log(2\pi \cdot f_{in} \cdot T_{Jitter})$ <br>The total clock jitter (T<sub>Jitter</sub>) has two componer<br>the noise of the clock input buffer and the exte<br> $T_{Jitter} = \sqrt{(T_{Jitter,Ext.Clock\_Input})^2 + (T_{Aperture\_ADC})^2}$ The total clock jitter (T<sub>Jitter</sub>) has two components: the internal aperture jitter (130 fs for the device) which is set by the noise of the clock input buffer and the external clock.  $T_{\text{Jitter}}$  may be calculated with [Equation](#page-49-3) 3.

<span id="page-49-3"></span>
$$
T_{\text{Jitter}} = \sqrt{\left(T_{\text{Jitter},\text{Ext.Clock\_Input}}\right)^2 + \left(T_{\text{Aperture}\_\text{ADC}}\right)^2}
$$
\n(3)



## **[ADC3441](http://www.ti.com/product/adc3441?qgpn=adc3441), [ADC3442](http://www.ti.com/product/adc3442?qgpn=adc3442), [ADC3443](http://www.ti.com/product/adc3443?qgpn=adc3443), [ADC3444](http://www.ti.com/product/adc3444?qgpn=adc3444) [www.ti.com](http://www.ti.com)** SBAS670B –JULY 2014–REVISED APRIL 2017

External clock jitter may be minimized by using high-quality clock sources and jitter cleaners as well as bandpass filters at the clock input while a faster clock slew rate improves the ADC aperture jitter. The devices have a typical thermal noise of 72.7 dBFS and internal aperture jitter of 130 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in [Figure](#page-50-0) 151.



**Figure 151. SNR vs Frequency for Different Clock Jitter**

### <span id="page-50-0"></span>**9.3.3 Digital Output Interface**

The devices offer two different output format options, thus making interfacing to a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC) easy. Each option may be easily programmed using the serial interface, as shown in [Table](#page-50-1) 3. The output interface options are:

- One-wire, 1x frame clock, 14x serialization with the DDR bit clock
- Two-wire, 1x frame clock, 7x serialization with the DDR bit clock.



<span id="page-50-1"></span>

(1) Use the LOW SPEED ENABLE register bits for low speed operation; see [Table](#page-64-0) 20.



#### *9.3.3.1 One-Wire Interface: 14x Serialization*

In this interface option, the device outputs the data of each ADC serially on a single LVDS pair (one-wire). The data are available at the rising and falling edges of the bit clock (DDR bit clock). The ADC outputs a new word at the rising edge of every frame clock, starting with the LSB. The data rate is 14x sample frequency (14x serialization).

#### *9.3.3.2 Two-Wire Interface: 7x Serialization*

The two-wire interface is recommended for sampling frequencies above 65 MSPS. The output data rate is 7x sample frequency because seven data bits are output every clock cycle on each differential pair. Each ADC sample is sent over the two wires with the seven MSBs on Dx1P, Dx1M and the seven LSBs on Dx0P, Dx0M, as shown in [Figure](#page-51-0) 152.



<span id="page-51-0"></span>



# **9.4 Device Functional Modes**

## **9.4.1 Input Clock Divider**

The devices are equipped with an internal divider on the clock input. The clock divider allows operation with a faster input clock, thus simplifying the system clock distribution design. The clock divider may be bypassed for operation with a 125-MHz clock while the divide-by-2 option supports a maximum input clock of 250 MHz and the divide-by-4 option provides a maximum input clock frequency of 500 MHz.

### **9.4.2 Chopper Functionality**

The devices are equipped with an internal chopper front-end. Enabling the chopper function swaps the ADC noise spectrum by shifting the 1/f noise from dc to  $f_S$  / 2. [Figure](#page-52-0) 153 shows the noise spectrum with the chopper off and [Figure](#page-52-0) 154 shows the noise spectrum with the chopper on. This function is especially useful in applications requiring good ac performance at low input frequencies or in dc-coupled applications. The chopper may be enabled through SPI register writes and is recommended for input frequencies below 30 MHz. The chopper function creates a spur at  $f_S$  / 2 that must be filtered out digitally.

<span id="page-52-0"></span>

#### **9.4.3 Power-Down Control**

The ADC344x power-down functions may be controlled either through the parallel control pin (PDN) or through an SPI register setting (see [register](#page-65-0) 15h). The PDN pin may also be configured through SPI to a global powerdown or standby functionality, as shown in [Table](#page-52-1) 4.



<span id="page-52-1"></span>



#### **9.4.4 Internal Dither Algorithm**

The ADC344x family uses an internal dither algorithm to achieve high SFDR and a clean spectrum. However, the dither algorithm marginally degrades SNR, creating a trade-off between SNR and SFDR. If desired, the dither algorithm may be turned off by using the DIS DITH CHx registers bits. [Figure](#page-53-0) 155 and [Figure](#page-53-0) 156 show the effect of using dither algorithms.

<span id="page-53-0"></span>

### **9.4.5 Summary of Performance Mode Registers**

[Table](#page-53-1) 5 lists the location, value, and functions of performance mode registers in the device.

#### **Table 5. Performance Modes**

<span id="page-53-1"></span>

## **9.5 Programming**

The ADC344x device may be configured using a serial programming interface, as described in this section.

#### **9.5.1 Serial Interface**

The device has a set of internal registers that may be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data SDATA are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data may be loaded in multiples of 24-bit words within a single active SEN pulse. The interface may function with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.



#### **Programming (continued)**

#### *9.5.1.1 Register Initialization*

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin (of durations greater than 10 ns), as shown in [Figure](#page-54-0) 157. If required, the serial interface registers may be cleared during operation either:

- 1. Through a hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) to high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

#### **9.5.1.1.1 Serial Register Write**

The device internal register may be programmed with these steps:

- 1. Drive the SEN pin low,
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address),
- 3. Set bit A14 in the address field to 1,
- 4. Initiate a serial interface cycle by specifying the address of the register (A13 to A0) whose content must be written, and
- 5. Write the 8-bit data that are latched in on the SCLK rising edge.

[Figure](#page-54-0) 157 and [Table](#page-54-1) 6 show the timing requirements for the serial register write operation.



## **Figure 157. Serial Register Write Timing Diagram**



<span id="page-54-1"></span><span id="page-54-0"></span>

(1) Typical values are at 25°C, full temperature range is from  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , and AVDD = DVDD = 1.8 V, unless otherwise noted.

Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

## **[ADC3441,](http://www.ti.com/product/adc3441?qgpn=adc3441) [ADC3442](http://www.ti.com/product/adc3442?qgpn=adc3442), [ADC3443](http://www.ti.com/product/adc3443?qgpn=adc3443), [ADC3444](http://www.ti.com/product/adc3444?qgpn=adc3444)**

#### **9.5.1.1.2 Serial Register Readout**

The device includes a mode where the contents of the internal registers may be read back using the SDOUT pin. This readback mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. The procedure to read the contents of the serial registers is as follows:

- 1. Drive the SEN pin low.
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers.
- 3. Set bit A14 in the address field to 1.
- 4. Initiate a serial interface cycle specifying the address of the register (A13 to A0) whose content must be read.
- 5. The device outputs the contents (D7 to D0) of the selected register on the SDOUT pin.
- 6. The external controller may latch the contents at the SCLK rising edge.
- 7. To enable register writes, reset the R/W register bit to 0.

When READOUT is disabled, the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. [Figure](#page-55-0) 158 shows a timing diagram of the serial register read operation. Data appear on the SDOUT pin at the SCLK falling edge with an approximate delay (t<sub>SD, DELAY</sub>) of 20 ns, as shown in [Figure](#page-55-1) 159.

<span id="page-55-0"></span>



<span id="page-55-1"></span>**Figure 159. SDOUT Timing Diagram**

Downloaded From [Oneyac.com](https://www.oneyac.com)



#### **9.5.2 ADC3441 Power-Up Requirements**

Power-up begins with the application of AVDD and DVDD. The exact sequencing and ramp rate of AVDD and DVDD are not important as long as the parameters in [Table](#page-56-0) 7 are met.

After power-up, the RESET pin must be pulsed high to reset the internal registers to the default values. [Figure](#page-56-1) 160 and [Table](#page-56-0) 7 show a power-up sequence.

During operation, the device registers can be restored to the default values by either pulsing the RESET pin high or by issuing a software reset via the SPI interface. A software reset can be issued by writing bit 0 of register 06h high. This bit is self-clearing.



**Figure 160. Power-Up Timing**



<span id="page-56-1"></span><span id="page-56-0"></span>

After the power supplies are valid, enable the sample clock. The sampling clock can be enabled before or after reset, but conversions are not valid until at least a minimum time after reset and the time that the sample clock reaches a stable frequency, as shown in [Table](#page-56-0) 7.

Before using samples from the device, a minimum register write sequence must be applied, as described in [Table](#page-57-0) 8. Apply this register write sequence after any further application of the hardware or software reset.

<span id="page-57-0"></span>

#### **Table 8. Required Register Writes after Power-up or Reset**

These register writes configure the optimal settings for ADC performance and apply a reset to the internal latches inside the ADC core that are not part of the device reset function. After the register writes of [Table](#page-57-0) 8 are written, any use-case-specific registers must be applied before using the conversion values.



## **9.6 Register Maps**

## **Table 9. Register Map Summary**



### **9.6.1 Serial Register Description**

## <span id="page-59-0"></span>*9.6.1.1 Register 01h (address = 01h)*

## **Figure 161. Register 01h**



LEGEND: R/W = Read/Write; -n = value after reset



#### **Table 10. Register 01h Field Descriptions**



### <span id="page-60-0"></span>*9.6.1.2 Register 03h (address = 03h)*

### **Figure 162. Register 03h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 11. Register 03h Field Descriptions**



#### <span id="page-60-1"></span>*9.6.1.3 Register 04h (address = 04h)*

#### **Figure 163. Register 04h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 12. Register 04h Field Descriptions**



#### <span id="page-60-2"></span>*9.6.1.4 Register 05h (address = 05h)*

#### **Figure 164. Register 05h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 13. Register 05h Field Descriptions**



## <span id="page-61-0"></span>*9.6.1.5 Register 06h (address = 06h)*

## **Figure 165. Register 06h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 14. Register 06h Field Descriptions**



### <span id="page-61-1"></span>*9.6.1.6 Register 07h (address = 07h)*

## **Figure 166. Register 07h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 15. Register 07h Field Descriptions**



### <span id="page-61-2"></span>*9.6.1.7 Register 09h (address = 09h)*

## **Figure 167. Register 09h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 16. Register 09h Field Descriptions**





### <span id="page-62-0"></span>*9.6.1.8 Register 0Ah (address = 0Ah)*

#### **Figure 168. Register 0Ah**



LEGEND: R/W = Read/Write; -n = value after reset



#### **Table 17. Register 0Ah Field Descriptions**

Downloaded From [Oneyac.com](https://www.oneyac.com)

## <span id="page-63-0"></span>*9.6.1.9 Register 0Bh (address = 0Bh)*

### **Figure 169. Register 0Bh**



LEGEND: R/W = Read/Write; -n = value after reset



#### **Table 18. Register 0Bh Field Descriptions**





#### <span id="page-64-1"></span>*9.6.1.10 Register 13h (address = 13h)*

### **Figure 170. Register 13h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 19. Register 13h Field Descriptions**



#### **Table 20. LOW SPEED ENABLE Register Settings Across f<sup>S</sup>**

<span id="page-64-0"></span>

#### <span id="page-64-2"></span>*9.6.1.11 Register 0Eh (address = 0Eh)*

### **Figure 171. Register 0Eh**



LEGEND: R/W = Read/Write; -n = value after reset

#### **Table 21. Register 0Eh Field Descriptions**



#### <span id="page-64-3"></span>*9.6.1.12 Register 0Fh (address = 0Fh)*

#### **Figure 172. Register 0Fh**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

### **Table 22. Register 0Fh Field Descriptions**



## <span id="page-65-0"></span>*9.6.1.13 Register 15h (address = 15h)*





LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

### **Table 23. Register 15h Field Descriptions**



#### <span id="page-65-1"></span>*9.6.1.14 Register 25h (address = 25h)*

### **Figure 174. Register 25h**



LEGEND: R/W = Read/Write; -n = value after reset

#### **Table 24. Register 25h Field Descriptions**





### <span id="page-66-0"></span>*9.6.1.15 Register 27h (address = 27h)*

#### **Figure 175. Register 27h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 25. Register 27h Field Descriptions**



#### <span id="page-66-1"></span>*9.6.1.16 Register 11Dh (address = 11Dh)*

#### **Figure 176. Register 11Dh**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 26. Register 11Dh Field Descriptions**



#### <span id="page-66-2"></span>*9.6.1.17 Register 122h (address = 122h)*

#### **Figure 177. Register 122h**



LEGEND:  $R/W = Read/Write$ ;  $W = Write only$ ; -n = value after reset

#### **Table 27. Register 122h Field Descriptions**



## <span id="page-67-0"></span>*9.6.1.18 Register 134h (address = 134h)*

## **Figure 178. Register 134h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 28. Register 134h Field Descriptions**



### <span id="page-67-1"></span>*9.6.1.19 Register 139h (address = 139h)*

#### **Figure 179. Register 139h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 29. Register 139h Field Descriptions**



#### <span id="page-67-2"></span>*9.6.1.20 Register 21Dh (address = 21Dh)*

## **Figure 180. Register 21Dh**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

## **Table 30. Register 21Dh Field Descriptions**



## <span id="page-68-0"></span>*9.6.1.21 Register 222h (address = 222h)*

#### **Figure 181. Register 222h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 31. Register 222h Field Descriptions**



#### <span id="page-68-1"></span>*9.6.1.22 Register 234h (address = 234h)*

#### **Figure 182. Register 234h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 32. Register 234h Field Descriptions**



## <span id="page-69-0"></span>*9.6.1.23 Register 239h (address = 239h)*

## **Figure 183. Register 239h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 33. Register 239h Field Descriptions**



### <span id="page-69-1"></span>*9.6.1.24 Register 308h (address = 308h)*

#### **Figure 184. Register 308h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 34. Register 308h Field Descriptions**



#### <span id="page-69-2"></span>*9.6.1.25 Register 41Dh (address = 41Dh)*

#### **Figure 185. Register 41Dh**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 35. Register 41Dh Field Descriptions**



#### <span id="page-70-0"></span>*9.6.1.26 Register 422h (address = 422h)*

## **Figure 186. Register 422h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 36. Register 422h Field Descriptions**



#### <span id="page-70-1"></span>*9.6.1.27 Register 434h (address = 434h)*

#### **Figure 187. Register 434h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 37. Register 434h Field Descriptions**



#### <span id="page-70-2"></span>*9.6.1.28 Register 439h (address = 439h)*

#### **Figure 188. Register 439h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 38. Register 439h Field Descriptions**



Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

## <span id="page-71-0"></span>*9.6.1.29 Register 51Dh (address = 51Dh)*

## **Figure 189. Register 51Dh**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 39. Register 51Dh Field Descriptions**



### <span id="page-71-1"></span>*9.6.1.30 Register 522h (address = 522h)*

#### **Figure 190. Register 522h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 40. Register 522h Field Descriptions**



#### <span id="page-71-2"></span>*9.6.1.31 Register 534h (address = 534h)*

#### **Figure 191. Register 534h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

### **Table 41. Register 534h Field Descriptions**


#### *9.6.1.32 Register 539h (address = 539h)*

#### **Figure 192. Register 539h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 42. Register 539h Field Descriptions**



#### *9.6.1.33 Register 608h (address = 608h)*

#### **Figure 193. Register 608h**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 43. Register 608h Field Descriptions**



#### *9.6.1.34 Register 70Ah (address = 70Ah)*

#### **Figure 194. Register 70Ah**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

#### **Table 44. Register 70Ah Field Descriptions**



# **10 Applications and Implementation**

### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1 Application Information**

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) may be used up to 250 MHz to achieve good phase and amplitude balances at ADC inputs. While designing the dc driving circuits, the ADC input impedance must be considered. [Figure](#page-73-0) 195 and [Figure](#page-73-0) 196 show the impedance  $(Z_{in} = R_{in} || C_{in})$  across the ADC input pins.

<span id="page-73-0"></span>

**STRUMENTS** 

**EXAS** 



#### **10.2 Typical Applications**

### **10.2.1 Driving Circuit Design: Low Input Frequencies**



**Figure 197. Driving Circuit for Low Input Frequencies**

#### <span id="page-74-2"></span><span id="page-74-0"></span>*10.2.1.1 Design Requirements*

For optimum performance, the analog inputs must be driven differentially. An optional 5-Ω to 15-Ω resistor in series with each input pin may be kept to damp out ringing caused by package parasitic. The drive circuit may have to be designed to minimize the impact of kick-back noise generated by sampling switches opening and closing inside the ADC, as well as ensuring low insertion loss over the desired frequency range and matched impedance to the source.

#### *10.2.1.2 Detailed Design Procedure*

A typical application involving using two back-to-back coupled transformers is shown in [Figure](#page-74-0) 197. The circuit is optimized for low input frequencies. An external R-C-R filter using 50-Ω resistors and a 22-pF capacitor is used with the series inductor (39 nH), this combination helps absorb the sampling glitches. To improve phase and amplitude balance of first transformer, the termination resistors can be split between two transformers. For example, 25- $\Omega$  to 25- $\Omega$  termination across the secondary winding of the second transformer can be changed to 50-Ω to 50-Ω termination and another 50-Ω to 50-Ω resistor can be placed inside the dashed box between the transformers in [Figure](#page-74-0) 197.

#### *10.2.1.3 Application Curve*

<span id="page-74-1"></span>[Figure](#page-74-1) 198 shows the performance obtained by using the circuit shown in [Figure](#page-74-0) 197.



SFDR = 95 dBc, SNR = 72.7 dBFS, SINAD = 72.6 dBFS,  $THD = 100$  dBc,  $HD2 = 95$  dBc,  $HD3 = 96$  dBc **Figure 198. FFT for 10-MHz Input Signal (Chopper On, Dither On)**

## **Typical Applications (continued)**

#### **10.2.2 Driving Circuit Design: Input Frequencies Between 100 MHz to 230 MHz**





#### <span id="page-75-0"></span>*10.2.2.1 Design Requirements*

See the *Design [Requirements](#page-74-2)* section for further details.

#### *10.2.2.2 Detailed Design Procedure*

When input frequencies are between 100 MHz to 230 MHz, an R-LC-R circuit may be used to optimize performance, as shown in [Figure](#page-75-0) 199.

#### *10.2.2.3 Application Curve*

<span id="page-75-1"></span>[Figure](#page-75-1) 200 shows the performance obtained by using the circuit shown in [Figure](#page-75-0) 199.



SFDR = 86 dBc, SNR = 71.7 dBFS, SINAD = 71.6 dBFS,  $THD = 93$  dBc,  $HD2 = 86$  dBc,  $HD3 = 99$  dBc **Figure 200. FFT for 170-MHz Input Signal (Chopper Off, Dither On)**



## **Typical Applications (continued)**

**10.2.3 Driving Circuit Design: Input Frequencies Greater than 230 MHz**



**Figure 201. Driving Circuit for High Input Frequencies (** $f_{IN}$  **> 230 MHz)** 

### <span id="page-76-0"></span>*10.2.3.1 Design Requirements*

See the *Design [Requirements](#page-74-2)* section for further details.

### *10.2.3.2 Detailed Design Procedure*

For high input frequencies (> 230 MHz), using the R-C-R or R-LC-R circuit does not show significant improvement in performance. However, a series resistance of 10  $\Omega$  may be used as shown in [Figure](#page-76-0) 201.

### *10.2.3.3 Application Curve*

<span id="page-76-1"></span>[Figure](#page-76-1) 202 shows the performance obtained by using the circuit shown in [Figure](#page-76-0) 201.



 $SFR = 72$  dBc,  $SNR = 68.2$  dBFS,  $SINAD = 67.3$  dBFS,  $THD = 74$  dBc,  $HD2 = 72$  dBc,  $HD3 = 79$  dBc **Figure 202. FFT for 450-MHz Input Signal (Chopper Off, Dither On)**

## **11 Power Supply Recommendations**

The device requires a 1.8-V nominal supply for AVDD and DVDD. There are no specific sequence power-supply requirements during device power-up. AVDD and DVDD may power up in any order. See [Figure](#page-56-0) 160 for other power-up requirements.

Copyright © 2014–2017, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS670B&partnum=ADC3441) Feedback*

# **12 Layout**

## **12.1 Layout Guidelines**

The ADC344x EVM layout may be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in [Figure](#page-77-0) 203. Some important points to remember during laying out the board are:

- 1. Analog inputs are located on opposite sides of the device pin out to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pin out in opposite directions, as shown in the reference layout of [Figure](#page-77-0) 203 as much as possible.
- 2. In the device pin out, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of [Figure](#page-77-0) 203 as much as possible.
- 3. Keep digital outputs away from the analog inputs. When these digital outputs exit the pin out, the digital output traces must not be kept parallel to the analog input traces because this configuration may result in coupling from digital outputs to analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- 4. At each power-supply pin (AVDD and DVDD), keep a 0.1-µF decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-µF, 1-µF, and 0.1-µF capacitors may be kept close to the supply source.



## **12.2 Layout Example**

<span id="page-77-0"></span>**Figure 203. Typical Layout of the ADC344x Board**



## **13 Device and Documentation Support**

### **13.1 Related Links**

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.



#### **Table 45. Related Links**

## **13.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **13.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**TI E2E™ Online [Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design [Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### **13.4 Trademarks**

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### **13.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **13.6 Glossary**

#### [SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## **14 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Dec-2020

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas **NSTRUMENTS** 

www.ti.com 1-Sep-2021

# **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





Pack Materials-Page 1



www.ti.com 1-Sep-2021

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



# **GENERIC PACKAGE VIEW**

# **RTQ 56 VQFN - 1 mm max height**

**8 x 8, 0.5 mm pitch** PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **PACKAGE OUTLINE**

# **RTQ0056C** VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# **RTQ0056C VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RTQ0056C VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale [\(https:www.ti.com/legal/termsofsale.html\)](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

[>>TI\(德州仪器\)](https://www.oneyac.com/brand/1776.html)