











**SN74LVCH16T245** 

SCES635B - JULY 2005 - REVISED APRIL 2015

# SN74LVCH16T245 16-bit Dual-supply Bus Transceiver With Configurable Level-Shifting/Voltage Translation and Tri-State Outputs

#### **Features**

- Control Inputs V<sub>IH</sub>/V<sub>II</sub> Levels are Referenced to V<sub>CCA</sub> Voltage
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input is at GND, All Outputs are in the High-Impedance State
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65 V to 5.5 V Power-Supply Range
- Bus Hold on Data Inputs Eliminates the Need for External Pullup and Pulldown Resistors
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

### **Applications**

- Personal Electronics
- Industrial
- Enterprise
- Telecom

## 3 Description

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track  $V_{\text{CCA}}.\ V_{\text{CCA}}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track  $V_{\text{CCB}}$ .  $V_{\text{CCB}}$  accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The SN74LVCH16T245 device control pins (1DIR, 2DIR,  $1\overline{OE}$ , and  $2\overline{OE}$ ) are supplied by  $V_{CCA}$ .


The SN74LVCH16T245 device is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I<sub>CC</sub> and I<sub>CCZ</sub>.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	SSOP (48)	15.88 mm × 7.49 mm				
SN74LVCH16T245	TSSOP (48)	12.50 mm × 6.10 mm				
SN/4LVCH101245	TVSOP (48)	9.70 mm × 4.40 mm				
	BGA (56)	7.00 mm × 4.50 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)





To Seven Other Channels



## **Table of Contents**

Features 1	9	Detailed Description	1
Applications 1		9.1 Overview	1
Description 1		9.2 Functional Block Diagram	1
		9.3 Feature Description	1
•		9.4 Device Functional Modes	1
	40	• •	
_		10.1 Application Information	1
•		10.2 Typical Application	1
<u> </u>	11	Power Supply Recommendations	1
	12	Layout	19
		12.1 Layout Guidelines	
		12.2 Layout Example	2
	13	Device and Documentation Support	2
-		13.1 Documentation Support	2
-		13.2 Trademarks	
•		13.3 Electrostatic Discharge Caution	2
•		13.4 Glossary	2
·	14	Mechanical, Packaging, and Orderable	
Parameter Measurement Information 13		Information	2
	Applications         1           Description         1           Revision History         2           Description (continued)         3           Pin Configuration and Functions         4           Specifications         6           7.1 Absolute Maximum Ratings         6           7.2 ESD Ratings         6           7.3 Recommended Operating Conditions         7           7.4 Thermal Information         8           7.5 Electrical Characteristics         8           7.6 Switching Characteristics for V <sub>CCA</sub> = 1.8 V ±0.15 V .9           7.7 Switching Characteristics for V <sub>CCA</sub> = 2.5 V ±0.2 V . 10           7.8 Switching Characteristics for V <sub>CCA</sub> = 3.3 V ±0.3 V . 10           7.9 Switching Characteristics for V <sub>CCA</sub> = 5 V ±0.5 V 11           7.10 Operating Characteristics         11           7.11 Typical Characteristics         12	Applications1Description1Revision History2Description (continued)3Pin Configuration and Functions4Specifications67.1 Absolute Maximum Ratings67.2 ESD Ratings67.3 Recommended Operating Conditions77.4 Thermal Information87.5 Electrical Characteristics87.6 Switching Characteristics for $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} \cdot 9$ 137.7 Switching Characteristics for $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \cdot 10$ 107.8 Switching Characteristics for $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \cdot 10$ 117.9 Switching Characteristics for $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V} \cdot 11$ 117.10 Operating Characteristics11	Applications19.1 OverviewDescription19.2 Functional Block DiagramRevision History29.3 Feature DescriptionDescription (continued)39.4 Device Functional ModesPin Configuration and Functions410 Application and ImplementationSpecifications610.1 Application Information7.1 Absolute Maximum Ratings611 Power Supply Recommendations7.2 ESD Ratings611 Power Supply Recommendations7.3 Recommended Operating Conditions712.1 Layout Guidelines7.5 Electrical Characteristics812.2 Layout Example7.6 Switching Characteristics for V <sub>CCA</sub> = 1.8 V ±0.15 V .913 Device and Documentation Support7.7 Switching Characteristics for V <sub>CCA</sub> = 2.5 V ±0.2 V .1013.1 Documentation Support7.8 Switching Characteristics for V <sub>CCA</sub> = 3.3 V ±0.3 V .1013.2 Trademarks7.9 Switching Characteristics for V <sub>CCA</sub> = 5 V ±0.5 V 1113.3 Electrostatic Discharge Caution7.10 Operating Characteristics11Mechanical, Packaging, and Orderable

## 4 Revision History

### Changes from Revision A (August 2005) to Revision B

Page

Submit Documentation Feedback



### 5 Description (continued)


Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry on the powered-up side always stays active.


This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, then all <u>outputs</u> are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



## 6 Pin Configuration and Functions





#### **Pin Functions**

	PIN		1/0	DESCRIPTION
NAME	DGG / DGV	GQL / ZQL	I/O	DESCRIPTION
1A1	47	B5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1A2	46	B6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1A3	44	C5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1A4	43	C6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1A5	41	D5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1A6	40	D6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1A7	38	E5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1A8	37	E6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
1B1	2	B2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1B2	3	B1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1B3	5	C2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1B4	6	C1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1B5	8	D2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1B6	9	D1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1B7	11	E2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1B8	12	E1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
1DIR	1	A1	I	Direction-control signal

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



## Pin Functions (continued)

	PIN			,
NAME	DGG / DGV	GQL / ZQL	1/0	DESCRIPTION
1 <del>OE</del>	48	A6	I	Tri-State output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in Tri-State mode. Referenced to V <sub>CCA</sub>
2A1	36	F6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A2	35	F5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A3	33	G6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A4	32	G5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A5	30	H6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A6	29	H5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A7	27	J6	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2A8	26	J5	I/O	Input/Output. Referenced to V <sub>CCA</sub>
2B1	13	F1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B2	14	F2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B3	16	G1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B4	17	G2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B5	19	H1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B6	20	H2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B7	22	J1	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2B8	23	J2	I/O	Input/Output. Referenced to V <sub>CCB</sub>
2DIR	24	K1	I	Direction-control signal
2 <del>OE</del>	25	K6	I	Tri-State output-mode enables. Pull $\overline{OE}$ high to place all outputs in Tri-State mode. Referenced to $V_{CCA}$
	4	В3		
	4	B4		
	10	D3		
GND	15	D4		Ground
GND	21	G3	_	Ground
	28	G4		
	34	J3		
	45	J4		
		A2		
		А3		
		A4		
NC <sup>(1)</sup>		A5		
INC ( )	_	K2	_	
		K3		
		K4		
		K5		
V	31	C4		A port supply 1 65 V < V < 5 5 V
V <sub>CCA</sub>	42	H4		A-port supply. 1.65 V ≤ V <sub>CCA</sub> ≤ 5.5 V
V	7	C3		B-port supply. 1.65 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5 V
V <sub>CCB</sub>	18	H3	_	D-port suppris. 1.00 v ≥ v <sub>CCB</sub> ≥ 0.0 v

(1) NC - No internal connection



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
$V_{CCA}$	Supply voltage		-0.5	6.5	V	
		I/O ports (A port)	-0.5	6.5		
$V_{I}$	Input voltage <sup>(2)</sup>	I/O ports (B port)	-0.5	6.5	V	
		Control inputs	-0.5	6.5		
Vo	Voltage applied to any output	A port	-0.5	6.5	V	
	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V	
\/	Voltage applied to any output in the high or low state <sup>(2) (3)</sup>	A port	-0.5	V <sub>CCA</sub> + 0.5	V	
Vo	voltage applied to any output in the high of low state 47 (47)	B port	-0.5	V <sub>CCB</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>–</b> 50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>–</b> 50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through each V <sub>CCA</sub> , V <sub>CCB</sub> , and GND		±100	mA		
TJ	Junction temperature	-40	150	°C		
T <sub>stg</sub>	Storage temperature		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine Model (MM), Per JEDEC specification JESD22-A115-A	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input (V<sub>I</sub>) and output (V<sub>O</sub>) negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.3 Recommended Operating Conditions

See (1)(2)(3).

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	0				1.65	5.5	
V <sub>CCB</sub>	Supply voltage				1.65	5.5	V
	1		1.65 V to 1.95 V		V <sub>CCI</sub> × 0.65		
. ,	High-level	<b>5</b> (4)	2.3 V to 2.7 V		1.7		.,
$V_{IH}$	input voltage	Data inputs (4)	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI} \times 0.7$		
			1.65 V to 1.95 V			$V_{CCI} \times 0.35$	
	Low-level	- (4)	2.3 V to 2.7 V			0.7	
$V_{IL}$	input voltage	Data inputs <sup>(4)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		V <sub>CCA</sub> × 0.65	00.	
	High-level	Control inputs	2.3 V to 2.7 V		1.7		
$V_{IH}$	input voltage	(referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V		307.	V <sub>CCA</sub> × 0.35	
	, Low-level	Control inputs	2.3 V to 2.7 V			0.7	
V <sub>IL</sub> input voltage			3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			V <sub>CCA</sub> × 0.3	
V <sub>I</sub>	Input voltage	Control inputs			0	5.5	V
	Input/output	Active state			0	V <sub>CCO</sub>	
$V_{I/O}$	voltage	Tri-State			0	5.5	V
				1.65 V to 1.95 V		-4	
				2.3 V to 2.7 V		-8	
I <sub>OH</sub>	High-level output of	current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
				2.3 V to 2.7 V		8	
l <sub>OL</sub>	Low-level output c	urrent		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
	Input transition		2.3 V to 2.7 V			20	
Δt/Δv	rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
			4.5 V to 5.5 V			5	
T <sub>A</sub>	Operating free-air	temperature			-40	85	°C

 $V_{CCI}$  is the  $V_{CC}$  associated with the data input port.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port. All unused control inputs of the device must be held at  $V_{CCA}$  GND to ensure proper device operation and minimize power consumption. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004. For  $V_{CCI}$  values not specified in the data sheet,  $V_{IH}$  min =  $V_{CCI} \times 0.7$  V,  $V_{IL}$  max =  $V_{CCI} \times 0.3$  V. For  $V_{CCA}$  values not specified in the data sheet,  $V_{IH}$  min =  $V_{CCA} \times 0.7$  V,  $V_{IL}$  max =  $V_{CCA} \times 0.3$  V.



#### 7.4 Thermal Information

			SN74LVCH	116T245		
THERMAL METRIC(1)		DL (SSOP)	DGG (TSSOP)	DGV (TVSOP)	GQL / ZQL (BGA)	UNIT
		48 PINS	48 PINS	48 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.9	60	82.5	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.5	13.9	34.2	16.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	35.5	27.1	45.1	30.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.1	0.5	2.7	0.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	34.9	26.8	44.6	64.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1)(2)

PARAMETER	TEST CO	NDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT		
	$I_{OH} = -100 \ \mu A,$	$V_{I} = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V	V <sub>CCO</sub> - 0.1					
	$I_{OH} = -4 \text{ mA},$	$V_{I} = V_{IH}$	1.65 V	1.65 V	1.2					
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}, \qquad \qquad V_I = V_{IH}$		2.3 V	2.3 V	1.9			V		
	$I_{OH} = -24 \text{ mA},$		3 V	3 V	2.4					
	$I_{OH} = -32 \text{ mA},$	$V_I = V_{IH}$	4.5 V	4.5 V	3.8					
	$I_{OL} = 100 \mu A$ ,	$V_I = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V			0.1			
	$I_{OL} = 4 \text{ mA},$	$V_I = V_{IL}$	1.65 V	1.65 V			0.45			
$V_{OL}$	$I_{OL} = 8 \text{ mA},$	$V_I = V_{IL}$	2.3 V	2.3 V			0.3	V		
	I <sub>OL</sub> = 24 mA,	$V_I = V_{IL}$	3 V	3 V			0.55			
	I <sub>OL</sub> = 32 mA,		4.5 V	4.5 V			0.55			
I <sub>I</sub> Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND		1.65 V to 5.5 V	1.65 V to 5.5 V		±0.5	±2	μΑ		
(3)	V <sub>I</sub> = 0.58 V		1.65 V	1.65 V	15					
	$V_{I} = 0.7 V$		2.3 V	2.3 V	45					
I <sub>BHL</sub> <sup>(3)</sup>	V <sub>I</sub> = 0.8 V		3 V	3 V	75			μΑ		
	V <sub>I</sub> = 0.1.35 V		4.5 V	4.5 V	100					
	V <sub>I</sub> = 1.07 V		1.65 V	1.65 V	-15					
. (4)	V <sub>I</sub> = 1.7 V		2.3 V	2.3 V 2.3 V -45						
I <sub>BHH</sub> <sup>(4)</sup>	V <sub>I</sub> = 2 V		3 V	3 V	-75			μΑ		
	V <sub>I</sub> = 3.15 V		4.5 V	4.5 V	-100					
			1.95 V	1.95 V	200					
. (5)	V 0 (- V		2.7 V	2.7 V	300					
I <sub>BHLO</sub> <sup>(5)</sup>	$V_I = 0$ to $V_{CC}$		3.6 V	3.6 V	500			μΑ		
			5.5 V	5.5 V	900					
			1.95 V	1.95 V	-200					
(6)	V 0 (- V		2.7 V	2.7 V	-300					
I <sub>ВННО</sub> <sup>(6)</sup>	$v_I = 0$ to $v_{CC}$	$V_I = 0$ to $V_{CC}$		3.6 V	-500			μA		
			5.5 V	5.5 V	-900					

Submit Documentation Feedback

Copyright © 2005-2015, Texas Instruments Incorporated

 $V_{CCO}$  is the  $V_{CC}$  associated with the output port.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port. The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{\text{IL}}$  max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to  $V_{\text{CC}}$  and then lowering it to  $V_{\text{IH}}$  min.

An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low. (6)



## **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

PA	RAMETER	TEST COND	ITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN			UNIT	
	A port	\\ or\\ \\ O to F F \\		0 V	0 to 5.5 V		±0.5	±2		
I <sub>off</sub>	B port	$V_I$ or $V_O = 0$ to 5.5 V		0 to 5.5 V	0 V		±0.5	±2	μA	
	$V_O = V_{CCO}$ or GND,		OE = V <sub>IH</sub>	1.65 V to 5.5 V	1.65 V to 5.5 V			±2		
l <sub>OZ</sub>	B port	$V_I = V_{CCI}$ or GND	OE = don't	0 V	5.5 V			±2	μΑ	
	A port		care	5.5 V	0 V			±2		
				1.65 V to 5.5 V	1.65 V to 5.5 V			20		
I <sub>CCA</sub>		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5 V	0 V				μΑ	
				0 V	5 V	-		-2		
				1.65 V to 5.5 V	1.65 V to 5.5 V			20		
I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5 V 0 V				-2	μΑ	
				0 V	5 V	2		20		
I <sub>CCA</sub> +		$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.65 V to 5.5 V	1.65 V to 5.5 V			30	μΑ	
ΔI <sub>CCA</sub>	DIR	DIR at $V_{CCA} - 0.6 \text{ V}$ , B port = open, A port at $V_{CCA}$ or GNE	)	3 V to 5.5 V	3 V to 5.5 V			50	μΑ	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND		3.3 V	3.3 V		4	5	pF	
C <sub>io</sub>	A or B port	$V_O = V_{CCA/B}$ or GND		3.3 V	3.3 V		8.5	10	pF	

## 7.6 Switching Characteristics for $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ±0.15 V		V <sub>CCB</sub> = 2.5 V ±0.2 V		V <sub>CCB</sub> = 3.3 V ±0.3 V		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	1.7	21.9	1.3	9.2	1	7.4	0.4	7.1	ns
t <sub>PHL</sub>	^	В	1.7	21.3	1.5	3.2		7.4	0.4	7.1	113
t <sub>PLH</sub>	В	А	0.9	23.8	0.8	23.8	0.7	23.4	0.7	23.4	ns
t <sub>PHL</sub>	Б	Α	0.5	20.0	0.0	20.0	0.7	20.4	0.7	20.4	113
t <sub>PHZ</sub>	ŌĒ	А	1.5	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns
t <sub>PLZ</sub>	OL .	Α	1.0	25.0	1.0	25.4	1.0	20.0	1.4	25.2	113
t <sub>PHZ</sub>	ŌĒ	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	ns
$t_{PLZ}$	OL .	5	2.7	52.2	1.5	10.1	1.7	12	1.0	10.5	113
t <sub>PZH</sub>	ŌĒ	А	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
$t_{PZL}$	OL	Α	0.4	27	0.4	20.0	0.4	20.1	0.4	20.1	113
t <sub>PZH</sub>	ŌĒ	В	1.8	32	1.5	18	1.2	12.6	0.9	10.8	ns
t <sub>PZL</sub>		٥	1.0	52	1.0		1.2	12.0	0.0	10.0	113



## 7.7 Switching Characteristics for $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ±0.15 V		V <sub>CCB</sub> = 2.5 V ±0.2 V		V <sub>CCB</sub> = 3.3 V ±0.3 V		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	1.5	21.4	1.2	9	0.8	6.2	0.6	4.8	ns
t <sub>PHL</sub>	Α	В	1.5	21.4	1.2	9	0.0	0.2	0.0	4.0	115
t <sub>PLH</sub>	В	А	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns
t <sub>PHL</sub>	В	^	1.2	9.5	'	3.1	<u>'</u>	0.9	0.9	0.0	113
t <sub>PHZ</sub>	ŌĒ	А	1.4	9	1.4	9	1.4	9	1.4	9	ns
$t_{PLZ}$	OL	Α	1.7	J	1.4	J	1	3	1	3	113
t <sub>PHZ</sub>	ŌĒ	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns
t <sub>PLZ</sub>	OL .		2.0	25.0	1.0		1.7	5.5	0.5	0.5	113
t <sub>PZH</sub>	ŌĒ	А	1	10.9	1	10.9	1	10.9	1	10.9	ns
$t_{PZL}$	OL	Λ	'	10.5		10.5	'	10.5	<u>'</u>	10.5	113
t <sub>PZH</sub>	ŌĒ	В	1.7	28.2	1.5	12.9	1.2	9.4	1	6.9	ns
$t_{PZL}$	JL	5	1.7	20.2	2.9	12.5	1.2	5.4	'	0.5	113

## 7.8 Switching Characteristics for $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ±0.15 V		V <sub>CCB</sub> = 2.5 V ±0.2 V		V <sub>CCB</sub> = ±0.3		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	1.6	21.2	1.1	8.8	0.8	6.2	0.6	4.4	ns
t <sub>PHL</sub>	A	Ь	1.0	21.2	1.1	0.0	0.6	0.2	0.6	4.4	115
t <sub>PLH</sub>	В	А	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t <sub>PHL</sub>	В	Α	0.0	1.2	0.6	0.2	0.7	0.1	0.0		115
$t_{PHZ}$	ŌĒ	Α	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
$t_{PLZ}$	OL	A	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	115
$t_{PHZ}$	ŌĒ	В	2.1	29	1.7	10.3	1.5	8.8	0.8	6.3	ns
$t_{PLZ}$	OL	В	2.1	29	1.7	10.3	1.5	0.0	0.0	0.5	115
$t_{PZH}$	ŌĒ	Α	0.8	7.8	0.8	8.1	0.8	8.1	0.8	8.1	ns
$t_{PZL}$	OL	Λ	0.0	7.0	0.0	0.1	0.0	0.1	0.0	0.1	113
t <sub>PZH</sub>	ŌĒ	В	1.8	27.7	1.4	12.4	1.1	8.5	0.8	6.4	ns
$t_{PZL}$	OL .	J.	1.0	21.1	1.4	12.4	1.1	0.5	0.0	0.4	115



## 7.9 Switching Characteristics for $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ±0.15 V		V <sub>CC</sub> = 2.5 V ±0.2 V		V <sub>CC</sub> = 3.3 V ±0.3 V		V <sub>CC</sub> = 5 V ±0.5 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	1.5	21.4	1	8.8	0.7	6	0.4	4.2	ns
t <sub>PHL</sub>	Α	В	1.5	21.4	ı	0.0	0.7	O	0.4	4.2	115
t <sub>PLH</sub>	В	Α	0.7	7	0.4	4.8	0.3	4.5	0.3	4.3	ns
t <sub>PHL</sub>	В	A	0.7		0.4	4.0	0.3	4.5	0.3	4.3	115
t <sub>PHZ</sub>	ŌĒ	Α	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
t <sub>PLZ</sub>	OL	Λ	0.5	3.4	0.5	5.4	0.5	5.4	0.5	5.4	113
t <sub>PHZ</sub>	ŌĒ	В	2	28.7	1.8	9.7	1.4	8	0.7	5.7	ns
t <sub>PLZ</sub>	OL	В	2	20.7	1.0	9.1	1.4	O	0.7	3.7	115
t <sub>PZH</sub>	ŌĒ	Α	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
t <sub>PZL</sub>	OL	Α	0.7	0.4	0.7	0.4	0.7	0.4	0.7	0.4	113
t <sub>PZH</sub>	<del>OE</del>	В	1.5	27.6	1.3	11.4	1	8.1	0.9	6	ns
t <sub>PZL</sub>	OL .		1.5	21.0	1.5	11.4	'	0.1	0.9	U	113

## 7.10 Operating Characteristics


 $T_A = 25^{\circ}C$ 

· A - 20	<u> </u>						
PARAMETER		TEST CONDITIONS	$V_{CCA} = V_{CCB} = 1.8 \text{ V}$	$V_{CCA} = V_{CCB} = 2.5 V$	$V_{CCA} = V_{CCB} = 3.3 \text{ V}$	$V_{CCA} = V_{CCB} = 5 V$	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	
<b>c</b> (1)	A-port input, B-port output		2	2	2	3	
C <sub>pdA</sub> <sup>(1)</sup>	B-port input, A-port output	$C_L = 0$ ,	18	19	19	22	~F
<b>c</b> (1)	A-port input, B-port output	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$	18	19	20	22	- pF
C <sub>pdB</sub> <sup>(1)</sup>	B-port input, A-port output		2	2	2	2	

<sup>(1)</sup> Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035




## 7.11 Typical Characteristics



**V<sub>CCA</sub>** 




#### 8 Parameter Measurement Information




TEST	<b>S</b> 1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2ψV <sub>CCO</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>CCO</sub>	CL	R <sub>L</sub>	V <sub>TP</sub>
1.8 V ± 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
$2.5~V\pm0.2~V$	15 pF	<b>2 k</b> Ω	0.15 V
$3.3~V\pm0.3~V$	15 pF	<b>2 k</b> Ω	0.3 V
5 V + 0 5 V	15 nF	2 kO	0.3 V



V<sub>CCA</sub>/2

V<sub>CCA</sub>/2



Output Control

(low-level

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z<sub>O</sub> = 50 W, dv/dt ≥ 1 V/ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - F. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
  - G.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



### 9 Detailed Description


#### 9.1 Overview

The SN74LVCH16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins  $A_X$  and control pins (DIR and  $\overline{OE}$ ) are supported by  $V_{CCA}$  and pins  $B_X$  are supported by  $V_{CCB}$ . The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when  $\overline{OE}$  is set to low. When  $\overline{OE}$  is set to high, both A and B are in the high-impedance state.

This device has Active bus-hold circuitry that holds unused or undriven inputs at a valid logic state. This device is fully specified for partial-power-down applications using off output current (I<sub>off</sub>).

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, both ports are put in a high-impedance state.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

# 9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage from 1.65 V to 5.5 V making the device suitable for translating between any of the low voltage nodes (1.8-V, 2.5-V, and 3.3-V).

#### 9.3.2 Support High-Speed Translation

SN74LVCH16T245 can support high data rate application. Data rates can be calculated form the maximum propagation delay. This is also dependant on the output load. For example, for a 3.3-V to 5-V conversion, the maximum frequency is 200 MHz.

#### 9.3.3 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I<sub>off</sub>). I<sub>off</sub> will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

#### 9.3.4 V<sub>CC</sub> Isolation

The  $V_{CC}$  isolation feature ensures that if either  $V_{CCA}$  or  $V_{CCB}$  are at GND, both ports will be in a high-impedance state ( $I_{OZ}$  shown in *Electrical Characteristics*). This prevents false logic levels from being presented to either bus.

#### 9.3.5 Bus Hold on Data Inputs

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



#### 9.4 Device Functional Modes

The SN74LVCH16T245 is a voltage level translator that can operate from 1.65 V to 5.5 V ( $V_{CCA}$ ) and 1.65 V to 5.5 V ( $V_{CCB}$ ). The signal translation between 1.65 V and 5.5 V requires direction control and output enable control. When  $\overline{OE}$  is low and DIR is high, data transmission is from A to B. When  $\overline{OE}$  is low and DIR is low, data transmission is from B to A. When  $\overline{OE}$  is high, both output ports will be high-impedance.

Table 1. Function Table (Each Transceiver)(1)

CONTROL	CONTROL INPUTS		IRCUITS	OPERATION		
ŌĒ	DIR	A PORT B PORT		OPERATION		
L	L	Enabled	Hi-Z	B data to A bus		
L	Н	Hi-Z	Enabled	A data to B bus		
Н	Х	Hi-Z	Hi-Z	Isolation		

(1) Input circuits of the data I/Os are always active.



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The SN74LVCH16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74LVCH16T245 device is ideal for data transmission where direction is different for each channel.

#### 10.1.1 Enable Times

Calculate the enable times for the SN74LVCH16T245 using the following formulas:

$$t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)$$

$$t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)$$
(1)

$$t_{PZH}$$
 (DIR to B) =  $t_{PLZ}$  (DIR to A) +  $t_{PLH}$  (A to B) (3)

$$t_{PZL}$$
 (DIR to B) =  $t_{PHZ}$  (DIR to A) +  $t_{PHL}$  (A to B) (4)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVCH16T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.



#### 10.2 Typical Application




Figure 4. Application Schematic

### 10.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. It is important that unused data inputs not be floating, as this can cause excessive internal leakage on the input CMOS structure. Make sure to tie any unused input and output ports directly to ground. For this design example, use the parameters listed in Table 2.

**Table 2. Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.65 V to 5.5 V
Output voltage	1.65 V to 5.5 V




#### 10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74LVCH16T245 device to determine the input voltage range. For a valid logic high the value must exceed the  $V_{IH}$  of the input port. For a valid logic low the value must be less than the  $V_{IL}$  of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74LVCH16T245 device is driving to determine the output voltage range.

#### 10.2.3 Application Curve



Time (200 ns/div)

Figure 5. Translation Up (1.8 V to 5 V) at 2.5 MHz



### 11 Power Supply Recommendations

The SN74LVCH16T245 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V and  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$ , respectively, allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable  $\overline{OE}$  input circuit is designed so that it is supplied by  $V_{CCA}$  and when the  $\overline{OE}$  input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the  $\overline{OE}$  input pin must be tied to  $V_{CCA}$  through a pullup resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pullup resistor to  $V_{CCA}$  is determined by the current-sinking capability of the driver.

### 12 Layout

#### 12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.



## 12.2 Layout Example






Figure 6. SN74LVCH16T245 Layout Example



### 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGE OPTION ADDENDUM



22-Jan-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCH16T245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16T245	Samples
74LVCH16T245DLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16T245	Samples
SN74LVCH16T245DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16T245	Samples
SN74LVCH16T245DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LDHT245	Samples
SN74LVCH16T245DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16T245	Samples
SN74LVCH16T245DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16T245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

### PACKAGE OPTION ADDENDUM



22-Jan-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVCH16T245:

Enhanced Product: SN74LVCH16T245-EP

NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16T245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCH16T245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16T245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16T245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16T245DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74LVCH16T245DLR	SSOP	DL	48	1000	367.0	367.0	55.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74LVCH16T245DLG4	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74LVCH16T245DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)