

www.ti.com.cn ZHCS461B –MARCH 2011–REVISED OCTOBER 2011

高性能**,** 单个同步降压控制器 支持差分电压反馈

-
-
-
-
-
- - **kHz** 模式
	-
- **4700 ppm/**°**C,** 低侧 **RDS(**开**)** 电流感应
-
-
- 内置输出放电
-
-
-
-
- **3 mm** × **3 mm, 16-**引脚**, QFN (RTE)** 封装
- 应用范围
- 笔记本电脑
- **I/O** 供电

特性 说明

差分电压反馈 TPS51219 是一款支持自适应实时控制的小型单一降 用于准确调节DC 补偿 → インディング トランス トランス 正控制器。 它提供一个控制选择模式 (D-CAP™ 或者 宽泛的输入电压: 3 V 至 28 V D-CAP2™) 以满足广泛的系统需求。 此降压控制器能 输出电压范围: 0.5 V 至 2.0 V 支持 ● ● ● ● ● 满足严格DC控制要求, 例如 Intel® 笔记本电脑 1.05 V 和 1.00 V 固定选项 **Draw Draw Draw Draw Monder 的VCCIO**应用。 TPS51219 所具有的性能和灵活性使 • 宽泛的输出负载范围**: 0A** 至 **20A+** 它非常适合地输出电压、高电流、PC系统导电轨和相 支持可选控制结构和频率的自适应实时调制 似负载点(POL)电源的应用需要。 差分电压反馈和 – **D-CAP**™ 用于快速瞬态响应的**300 kHz/400** 电压补偿功能组合在一起为负载器件提供高精度电源。

小型封装、固定电压选项和最小外部组件数量节省了成 – **D-CAP2**™ 用于陶瓷输出电容器的 **⁵⁰⁰ kHz/670 kHz**模式
kHz/670 kHz模式 程度上的减少了设计工作。 轻负载条件下的跳跃模式, The ppin of the set of the set of the control of the control density and the control of the control o ••sense 中海 • 5.8.8.4.2 公
内部, 1-ms 电压伺服系统软启动 负载范围内提供高效运行。 外部电阻电流感应选项开 启准确电流感应。 转换输入电压 (高侧 FET 漏极电压) 范围 ³ ^V ^至 ²⁸ ^V,输出电压范围 0.5 ^V^至 2.0 ^V。此器 • 电源正常输出 件需要外部 5V 电源。 • 集成型升压开关

• 内置 **OVP/UVP/OCP** TPS51219 采用一个 16-引脚, QFN 封装并且额定工作 热关断(非锁闭) 不觉温度为 -40℃ 至 85℃。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆĀ. Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP, D-CAP2 are trademarks of Texas Instruments. Intel is a registered trademark of Intel.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

(3) Voltage values are with respect to the SW terminal.

RECOMMENDED OPERATING CONDITIONS

(1) Voltage values are with respect to the SW terminal.

(2) This voltage should be applied for less than 30% of the repetitive period.

THERMAL INFORMATION

(1) 有关传统和新的热度量的更多信息,请参阅 IC 封装热度量 应用报告 [SPRA953](http://www.ti.com/cn/lit/pdf/spra953)。

- (2) 在 JESD51-2a 描述的环境中,按照 JESD51-7 的指定在一个 JEDEC 标准 high-K 测试电路板上进行仿真,从而获得自然对流条件下的结 到外部热阻。
- (3) 通过在封装顶部进行冷板测试仿真来获得结到芯片外壳(顶部)热阻。 不存在特定的 JEDEC 标准测试,但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明,通过在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结到电路板热阻。
- (5) 结到顶部的表征参数(ψ $_{\rm JT}$) 估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中描述的程序从从得到 θ $_{\rm JA}$ 的仿真数据中 提取出该参数。
- (6) 结到电路板的表征参数(ψ_{JB}) 估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第7 章)中描述的程序从从得到 θ_{JA} 的仿真数据 中提取出该参数。
- (7) 通过在裸(电源)焊盘上进行冷板测试仿真来获得结到芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准测试,但在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{\text{VS}} = 5$ V, $V_{\text{MODE}} = 0$ V, $V_{\text{EN}} = 5$ V (unless otherwise noted)

(1) Ensured by design. Not production tested.

TPS51219 www.ti.com.cn ZHCS461B –MARCH 2011–REVISED OCTOBER 2011

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, $V_{\text{VS}} = 5 V$, $V_{\text{MODE}} = 0 V$, $V_{\text{EN}} = 5 V$ (unless otherwise noted)

(2) Ensured by design. Not production tested.

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, $V_{\text{VS}} = 5$ V, $V_{\text{MODE}} = 0$ V, $V_{\text{EN}} = 5$ V (unless otherwise noted)

(3) Ensured by design. Not production tested.

Texas
Instruments

DEVICE INFORMATION

PIN FUNCTIONS

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

Texas
Instruments

75

FUNCTIONAL BLOCK DIAGRAM

TYPICAL CHARACTERISTICS

10

 $V_{V5} = 5 V$

Figure 1. V5 Supply Current vs Junction Temperature Figure 2. V5 Shutdown Current vs Junction Temperature

Figure 3. Current Sense Current vs Junction Temperature Figure 4. OVP/UVP Threshold vs Junction Temperature

Figure 5. VREF Load Regulation Figure 6. Switching Frequency vs Input Voltage

[Figure](#page-9-0) 11 and [Figure](#page-9-0) 12 refer to the application schematic in [Figure](#page-25-0) 33. 800 800 $R_{\text{MODE}} = 100 \text{ k}\Omega$ $R_{MODE} = 200 k\Omega$ 700 700 V_{IN} = 12 V V_{IN} = 12 V $V_{OUT} = 1.05 V$ $V_{OUT} = 1.05 V$ Switching Frequency (kHz) Switching Frequency (kHz) Switching Frequency (kHz) Switching Frequency (kHz) $L = 0.56 \mu H$ 600 $L = 0.56$ µH 600 500 500 400 400 300 300 200 200 100 100 0 0 0 2 4 6 8 10 12 14 16 18 20 0 2 4 6 8 10 12 14 16 18 20 Output Current (A) Output Current (A) **Figure 7. Switching Frequency vs Load Current Figure 8. Switching Frequency vs Load Current** 800 800 $R_{\text{MODE}} = 1 \text{ k}\Omega$ 700 700 V_{IN} = 12 V $V_{OUT} = 1.05 V$ Switching Frequency (kHz) Switching Frequency (KHz) Switching Frequency (kHz) $L = 0.45 \mu H$ Switching Frequency (kHz) 600 600 500 500 400 400 300 300 200 200 $R_{\text{MODE}} = 12 \text{ k}\Omega$ V_{IN} = 12 V $V_{OUT} = 1.05 V$ 100 100 $L = 0.36$ µH 0 0 0 2 4 6 8 10 12 14 16 18 20 0 2 4 6 8 10 12 14 16 18 20 Output Current (A) Output Current (A) **Figure 9. Switching Frequency vs Load Current Figure 10. Switching Frequency vs Load Current** ≥ 1.070 ≥ 1.070 VSNSNSNS − 1.05×V ONDPUT VOLTAGE VOLTAGE VOLTAGE VOLTAGE VOLTAGE VOLTAGE VOLTAGE VOLTAGE VSNS−GSNS − 1.05−V OUTD VOLTAGE VOLTAGE VOLTAGE VOLTAGE VOLTAGE VOLTAGE VOLTAGE V $R_{MODE} = 1 k\Omega$ 1.065 1.065 1.060 1.060 1.055 1.055 $-1.05-V$ 1.050 1.050 1.045 1.045 VSNS-GSNS 1.040 1.040 $I_{\text{OUT}} = 0$ A $R_{MODE} = 1 k\Omega$ 1.035 1.035 V_{IN} = 12 V $I_{OUT} = 10 A$ 1.030 1.030 0 2 4 6 8 10 12 14 16 18 20 6 8 10 12 14 16 18 20 22 Input Voltage (V) 1.05−V Output Current (A) $G₀₀$ $G(0)$

TYPICAL CHARACTERISTICS

Texas **NSTRUMENTS**

TPS51219 www.ti.com.cn ZHCS461B –MARCH 2011–REVISED OCTOBER 2011

TYPICAL CHARACTERISTICS

Figure 15. 1.00-V Output Line Regulation Figure 16. 1.00-V Output Efficiency

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

NSTRUMENTS

EXAS

F **igure** 22. Bode Plot, V _{OUT}=1.05 V

APPLICATION INFORMATION

Swtich Mode Power Supply Control

The TPS51219 is a high performance, single-synchronous step-down controller with differential voltage feedback. The TPS51219 realizes accurate regulation at the specific load point over wide load range with the combination of three functions.

- **2-V Reference with 0.8% Tolerance**. Internal voltage divider provides precise reference (See [Table](#page-13-1) 1 in the VREF and REFIN, Output [Voltage](#page-13-0) section). A value of 0.1µF is recommended as the decoupling capacitance between VREF and GSNS pins.
- **Integrator**. Feedback capacitance connected from the output (COMP pin) to the input (VSNS pin) of the error amplifier comprises integrator, which increases gain at DC to low frequency region and improves load regulation of the output voltage. 10nF is recommended as the capacitance between VSNS and COMP pins.
- **Differential remote sensing**. Differential feedback provides precise output voltage control at the point of load. Connect VSNS and GSNS directly to output voltage sense point and ground return point at the load device, respectively. Short GSNS to GND if remote sense is not used.

The TPS51219 supports two control architectures, D-CAP™ mode and D-CAP2™ mode. Both control modes do not require complex external compensation networks and are suitable for designs with small external components counts. The D-CAP™ mode provides fast transient response with appropriate amount of equivalent series resistance (ESR) on the output capacitors. The D-CAP2™ mode is dedicated for a configuration with very low ESR output capacitors such as multi-layer ceramic capacitors (MLCC). For the both modes, an adaptive on-time control scheme is used to achieve pseudo-constant frequency. The TPS51219 adjusts the on-time (t_{ON}) to be inversely proportional to the input voltage (V_{N}) and proportional to the SMPS output voltage (V_{OUT}) . The switching frequency remains nearly constant over the variation of input voltage at the steady-state condition. Control modes and switching frequency are selected by the MODE pin described in [Table](#page-14-0) 2.

VREF and REFIN, Output Voltage

The device provides a 2.0-V, ±0.8% accurate, voltage reference from VREF. This output has a 300-µA current capability to drive the REFIN input voltage through a voltage divider circuit. A capacitor with a value of 0.1-µF or larger should be attached close to the VREF terminal.

The SMPS output voltage is defined by REFIN voltage, within the range between 0.5 V and 2.0 V, programmed by the resister-divider connected between VREF and GSNS. (See [Figure](#page-13-2) 23 and External [Components](#page-20-0) Selection section.) A few nano-farads of capacitance from REFIN to GSNS is recommended for stable operation. A voltage divider and a filter capacitor to this pin should be referenced to GSNS. Fixed output voltage can be set as shown in [Table](#page-13-1) 1.

Figure 23. Voltage Reference Connections

Table 1. Output Voltage Selection

Soft-Start and Powergood

Provide a voltage supply to VIN and V5 before asserting EN to high. TPS51219 provides integrated soft-start functions to suppress in-rush current at start-up. The soft-start is achieved by controlling internal reference voltage ramping up. [Figure](#page-14-1) 24 shows the start-up waveforms. The switching regulator waits for 400μs after EN assertion. The MODE pin voltage is read in this period. A typical V_{OUT} ramp up duration is 700 µs.

THe TPS51219 has a powergood open-drain output that indicates the V_{OUT} voltage is within the target range. The target voltage window and transition delay times of the PGOOD comparator are $\pm 8\%$ (typ) and 1-ms delay for assertion (low to high), and ±16% (typ) and 2-µs delay for de-assertion (high to low) during running. The PGOOD start-up delay is 2.5 ms after EN is asserted to high. The time constant, which is composed of the REFIN capacitor and a resistor divider, needs to be short enough to reach the target value before PGOOD comparator enabled.

Figure 24. Typical Start-up Waveforms

MODE Pin Configuration

The TPS51219 reads the MODE pin voltage when the EN signal is raised high and stores the status in a register. A 16.7-μA current is sourced from the MODE pin during this time to read the voltage across the resistor connected between the pin and GND. [Table](#page-14-0) 2 shows resistor values, corresponding control mode, switching frequency and current sense operation configurations.

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

FXAS NSTRUMENTS

D-CAP™ **Mode**

[Figure](#page-15-0) 25 shows a simplified model of D-CAP™ mode architecture in the TPS51219.

Figure 25. Simplified D-CAP™ **Model**

The transconductance amplifier and the capacitance C1 configure an integrator. The VSNS voltage is compared with REFIN voltage. Ripple voltage generated by ESR of the output capacitance is fed back through the C1 so that C1 should be properly connected to the positive terminal of output capacitor, not at the remote point of load. The PWM comparator creates a set signal to turn on the high-side MOSFET each cycle. The D-CAP™ mode offers flexibility on output inductance and capacitance selections with ease-of-use without complex feedback loop calculation and external components. However, it does require sufficient amount of ESR that represents inductor current information for stable operation and good jitter performance. Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended.

The requirement for loop stability is simple and is described in [Equation](#page-15-1) 1. The 0-dB frequency, f_0 , is recommended to be lower than 1/3 of the switching frequency to secure proper phase margin. The integrator time constant should be long enough compared to f₀, for example one decade low, as described in [Equation](#page-15-2) 2.

$$
f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \leq \frac{f_{SW}}{3}
$$

where

- ESR is the effective series resistance of the output capacitor
- C_{OUT} is the capacitance of the output capacitor
- f_{SW} is the switching frequency (1) (1)

$$
\frac{g_M}{2\pi\times C1}\leq \frac{f_0}{10}
$$

where

 $\mathfrak{g}_{\mathsf{M}}$ is transconductance of the error amplifier (typically 130 µS) (2)

Jitter is another attribute caused by signal-to-noise ratio of the feedback signal. One of the major factors that determine jitter performance in D-CAP™ mode is the down-slope angle of the VSNS ripple voltage. [Figure](#page-16-0) 26 shows, in the same noise condition, that jitter is improved by making the slope angle larger.

Figure 26. Ripple Voltage Slope and Jitter Performance

For a good jitter performance, use the recommended down slope of approximately 20 mV per switching period as shown in [Figure](#page-16-0) 26 and [Equation](#page-16-1) 3.

$$
\frac{V_{OUT} \times ESR}{f_{SW} \times L_X} \ge 20 \text{ mV}
$$

where

- V_{OUT} is the SMPS output voltage
- L_X is the inductance (3)

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

D-CAP2™ **Mode Operation**

[Figure](#page-17-0) 27 shows simplified model of D-CAP2™ architecture.

Figure 27. Simplified Modulator Using D-CAP2™ **Mode**

When the TPS51219 operates in D-CAP2™ mode, connect the COMP and VSNS pins as shown in [Figure](#page-17-0) 27. The transconductance amplifier and the capacitance C1 configures the integrator. The D-CAP2™ mode in the TPS51219 includes an internal feedback network enabling the use of very low ESR output capacitor(s) such as multi-layer ceramic capacitors (MLCC). The role of the internal network is to sense the ripple component of the inductor current information and then combine it with the voltage feedback signal.

Using R_{C1} = R_{C2} ≡ R_{C} and C_{C1} = C_{C2} ≡ C_{C} , 0-dB frequency of the D-CAP2™ mode is given by [Equation](#page-17-1) 4. f₀ is recommended to be lower than 1/3 of the switching frequency to secure proper phase margin. The integrator time constant should be long enough compared to f₀, for example one decade low, as described in [Equation](#page-17-2) 5.

$$
f_0 = \frac{R_C \times C_C}{2\pi \times G \times L_X \times C_{OUT}} \leq \frac{f_{SW}}{3}
$$

where

• G is gain of the amplifier which amplifies the ripple current information generated by the compensation circuit (4)

$$
\frac{g_M}{2\pi \times C1} \le \frac{f_0}{10} \tag{5}
$$

The typical G value is 0.25, and typical $R_{C}C_{C}$ time constant values for 500 kHz and 670 kHz operation are 32 µs and 23 μs, respectively.

For example, when f_{SW} = 500 kHz and L_X=0.45 µH, C_{OUT} should be larger than 272 µF. At the selection of capacitor, pay attention to its characteristics. For MLCC use X5R or better dielectric and take into account derating of the capacitance by both DC bias and AC bias. When derating by DC bias and AC bias are 80% and 50%, respectively, the effective derating is 40% because 0.8 x 0.5 = 0.4. The capacitance of specialty polymer capacitors may change depending on the operating frequency. Consult capacitor manufacturers for specific characteristics.

Light-Load Operation

In auto-skip mode, the TPS51219 SMPS control logic automatically reduces its switching frequency to improve light-load efficiency. To achieve this intelligence, a zero cross detection comparator is used to prevent negative inductor current by turning off the low-side MOSFET. [Equation](#page-18-0) 6 shows the boundary load condition of this skip mode and continuous conduction operation.

$$
I_{LOAD (LL)} = \frac{(V_{IN} - V_{OUT})}{2 \times L_X} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}
$$
(6)

Current Sensing

In order to provide both cost effective solution and good accuracy, TPS51219 supports both of MOSFET R_{DS(on)} sensing and external resistor sensing. For $R_{DS(on)}$ sensing scheme, TRIP pin should be connected to GND through the trip voltage setting resistor, R_{TRIP} . In this scheme, TRIP terminal sources 10µA of I_{TRIP} current and the trip level is set to 1/8 of the voltage across the R_{TRIP} . The inductor current is monitored by the voltage between the PGND pin and the SW pin so that the SW pin is connected to the drain terminal of the low-side MOSFET. I_{TRIP} has a 4700ppm/°C temperature slope to compensate the temperature dependency of the R^{DS(on)}. For resistor sensing scheme, an appropriate current sensing resistor should be connected between the source terminal of the low-side MOSFET and PGND. The TRIP pin is connected to the MOSFET source terminal node. The inductor current is monitored by the voltage between PGND pin and TRIP pin. In either scheme, PGND is used as the positive current sensing node so that PGND should be connected to the proper current sensing device, i.e. the sense resistor or the source terminal of the low-side MOSFET.

Overcurrent Protection

TPS51219 has cycle-by-cycle overcurrent limiting protection. The inductor current is monitored during the off-state and the controller maintains the off-state when the inductor current is larger than the overcurrent trip level. The trip level and current sense operation are determined by the MODE pin setting and TRIP pin connection (See [Table](#page-14-0) 2 and Current [Sensing](#page-18-1) section). For R_{DS(on)} sensing scheme, TRIP terminal sources 10 µA and the trip level is set to 1/8 of the voltage across this R_{TRIP} resistor. The overcurrent trip level, V_{OCTRIP}, is determined by [Equation](#page-18-2) 7.

$$
V_{\text{OCTRIP}} = R_{\text{TRIP}} \times \left(\frac{I_{\text{TRIP}}}{8}\right) \tag{7}
$$

For a resistor sensing scheme, the trip level, V_{OCTRIP} , is a fixed value of 25 mV.

Because the comparison is made during the off-state, V_{OCTRIP} sets the valley level of the inductor current. The load current OCL level, I_{OCL} , can be calculated by considering the inductor ripple current.

Overcurrent limiting using $R_{DS(on)}$ sensing is shown in [Equation](#page-18-3) 8.

$$
I_{OCL} = \left(\frac{V_{OCTRIP}}{R_{DS(on)}}\right) + \frac{I_{IND(ripple)}}{2} = \left(\frac{V_{OCTRIP}}{R_{DS(on)}}\right) + \frac{1}{2} \times \frac{V_{IN} - V_{OUT}}{L_X} \times \frac{V_{OUT}}{f_{SW} \times V_{IN}}
$$

where

 $I_{IND(ripple)}$ is inductor ripple current (8)

TPS51219 ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

ISTRUMENTS

Overcurrent limiting using resistor sensing is shown in [Equation](#page-19-0) 9.

$$
I_{OCL} = \left(\frac{25mV}{R_{EXT}}\right) + \frac{I_{IND(ripple)}}{2} = \left(\frac{25mV}{R_{EXT}}\right) + \frac{1}{2} \times \frac{V_{IN} - V_{OUT}}{L_X} \times \frac{V_{OUT}}{f_{SW} \times V_{IN}}
$$

where

- $I_{\mathsf{IND(ripple)}}$ is inductor ripple current
- R_{EXT} is the external current sense resistance (9) (9)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down.

Overvoltage and Undervoltage Protection

The TPS51219 sets the overvoltage protection (OVP) when VSNS voltage reaches a level 20% (typ) higher than the REFIN voltage. When an OV event is detected, the controller changes the output target voltage to 0 V. This usually turns off DH and forces DL to be on. When the inductor current begins to flow through the low-side MOSFET and reaches the negative OCL, DL is turned off and DH is turned on, for a minimum on-time.

After the minimum on-time expires, DH is turned off and DL is turned on again. This action minimizes the output node undershoot due to LC resonance. When the VSNS reaches 0 V, the driver output is latched as DH off, DL on.

The undervoltage protection (UVP) latch is set when the VSNS voltage remains lower than 68% (typ) of the REFIN voltage for 1 ms or longer. In this fault condition, the controller latches DH low and DL low and discharges the V_{OUT} . UVP detection function is enabled after 1.2 ms of SMPS operation to ensure startup.

To release the OVP and UVP latches, toggle EN or adjust the V5 voltage down and up beyond the undervoltage lockout threshold.

V5 Undervoltage Lockout Protection

TPS51219 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5 voltage is lower than UVLO threshold voltage, typically 3.9 V, V_{OUT} is shut off. This is a non-latch protection.

Thermal Shutdown

TPS51219 includes an internal temperature monitor. If the temperature exceeds the threshold value, 140°C (typ), V_{OUT} is shut off. The state of V_{OUT} is open at thermal shutdown. This is a non-latch protection and the operation is restarted with soft-start sequence when the device temperature is reduced by 10°C (typ).

External Components Selection

The external components selection is simple in D-CAP™ mode.

1. DETERMINE THE VALUE OF R1 AND R2

The output voltage is determined by the value of the voltage-divider resistor, R1 and R2 as shown in [Figure](#page-15-0) 25. R1 is connected between VREF and REFIN pins, and R2 is connected between the REFIN pin and GSNS. Setting R1 as 10-kΩ is a good starting point. Determine R2 using [Equation](#page-20-1) 10.

(10)

2. CHOOSE THE INDUCTOR

The inductance value should be determined to yield a ripple current of approximately $\frac{1}{4}$ to $\frac{1}{2}$ of maximum output current. Larger ripple current increases output ripple voltage and improves the signal-to-noise ratio and helps stable operation.

$$
L_X = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT} V_{VOUT}}{V_{IN(max)}} = \frac{3}{I_{O(max)} \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT} V_{VOUT}}{V_{IN(max)}}
$$
(11)

The inductor needs a low direct current resistance (DCR) to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated in [Equation](#page-20-2) 12.

$$
I_{\text{IND(peak)}} = \frac{V_{\text{TRIP}}}{8 \times R_{\text{DS}(on)}} + \frac{1}{L_X \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}} \right) k V_{\text{OUT}}}{V_{\text{IN(max)}}}
$$
(12)

3. CHOOSE THE OCL SETTING RESISTANCE

R_{TRIP} for **R**_{DS(on)} Sensing

Combining [Equation](#page-20-3) 7 and Equation 8, R_{TRIP} can be obtained using Equation 13.

$$
R_{TRIP} = \frac{8 \times \left(I_{OCL} - \left(\frac{(V_{IN} - V_{OUT})}{(2 \times L_X)} \right) \times \frac{V_{OUT}}{(f_{SW} \times V_{IN})} \right) \times R_{DS(on)}}{I_{TRIP}}
$$
(13)

REXT **for Resistor Setting**

Combining [Equation](#page-20-4) 7 and Equation 9, R_{EXT} can be obtained using Equation 14.

$$
R_{\text{EXT}} = \frac{25 \text{mV}}{I_{\text{OCL}} - \left(\frac{V_{\text{IN}} - V_{\text{OUT}}}{2 \times L_X}\right) \times \frac{V_{\text{OUT}}}{f_{\text{SW}} \times V_{\text{IN}}}}
$$
(14)

For more accurate current sensing with an external resistor, the following technique is recommended. Adding an RC filter to cancel the parasitic inductance (ESL) of resistor, this filter value is calculated using [Equation](#page-20-5) 15.

$$
C_X \times R_X = \frac{ESL}{R_{EXT}}
$$
 (15)

The time-constant of C_X and R_X should match the one of ESL and R_{EXT} . Even when C_X is not used, an R_X of 100 $Ω$ is recommended for noise suppression.

Figure 28. Resistor Sensing with Compensation Figure 29. Adjustment of Overcurrent Limitation in Resistor Sensing

A voltage divider can be configured to adjust for overcurrent limitation, as described in [Figure](#page-20-6) 29. For R_X , R_{XC} and C_x can be calculated as shown in [Equation](#page-21-0) 16, and the overcurrent limitation value can be calculated as shown in [Equation](#page-21-1) 17.

$$
C_X \times (R_X \| R_{XC}) = \frac{ESL}{R_{EXT}}
$$
\n
$$
I_{OCL} = \left(\frac{25mV}{R_{EXT}}\right) + \frac{R_X + R_{XC}}{R_{XC}} + \left(\frac{V_{IN} - V_{OUT}}{2 \times L_X}\right) \times \frac{V_{OUT}}{f_{SW} \times V_{IN}}
$$
\n(17)

Therefore, R_{EXT} can be obtained using [Equation](#page-21-2) 18.

$$
R_{\text{EXT}} = \frac{25 \text{ mV}}{I_{\text{OCL}} - \left(\frac{(V_{\text{IN}} - V_{\text{OUT}})}{2 \times L_X}\right) \times \frac{V_{\text{OUT}}}{f_{\text{SW}} \times V_{\text{IN}}}} \times \left(\frac{(R_X + R_{\text{XC}})}{R_{\text{XC}}}\right)
$$
(18)

4. CHOOSE THE OUTPUT CAPACITORS

D-CAP™ **Mode**

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine the ESR value to meet small signal stability and recommended ripple voltage. A quick reference is shown in [Equation](#page-21-3) 19 and [Equation](#page-21-4) 20.

$$
f_0 = \frac{1}{2\pi \times \text{ESR} \times \text{C}_{\text{OUT}}} \le \frac{f_{\text{SW}}}{3}
$$
\n
$$
\frac{g_M}{2\pi \times \text{C1}} \le \frac{f_0}{10}
$$
\nwhere
\n• g_M is 130 µS (typ)
\n• C1 is the capacitance connected between the VSNS and COMP pins
\n
$$
\frac{V_{\text{OUT}} \times \text{ESR}}{f_{\text{SW}} \times \text{Lx}} \ge 20 \text{ mV}
$$
\n(20)

D-CAP2™ **Mode**

Determine output capacitance to meet small signal stability as shown in [Equation](#page-22-1) 22 and Equation 23.

$$
\frac{(R_{C} \times C_{C})}{2\pi \times G \times L_{X} \times C_{OUT}} \le \frac{f_{SW}}{3}
$$
\nwhere
\n• G = 0.25
\n
$$
\frac{g_{M}}{2\pi \times C1} \le \frac{f_{0}}{10}
$$
\n(22)

where

• the $R_C \times C_C$ time constant is 32 µs for operation at 500 kHz. (23 µs for operation at 670 kHz) (23)

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

Layout Considerations

Certain issues must be considered before designing a layout using the TPS51219.

Figure 30. DC/DC Converter Ground System

- V_{IN} capacitor(s), V_{OUT} capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VSNS, COMP, MODE, REFIN, VREF and TRIP should be placed away from high-voltage switching nodes such as SW, DH, DL or BST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to suppress generating switching noise.
	- Loop #1. The most important loop to minimize the area of is the path from the V_{IN} capacitor(s) through the high and low-side MOSFETs, and back to the capacitor(s) through ground. Connect the negative node of the V_{IN} capacitor(s) and the source of the low-side MOSFET at ground as close as possible. (Refer to loop #1 of [Figure](#page-23-0) 30)
	- Loop #2. The second important loop is the path from the low-side MOSFET through inductor and V_{OUT} capacitor(s), and back to source of the low-side MOSFET through ground. Connect source of the low-side MOSFET and negative node of V_{OUT} capacitor(s) at ground as close as possible. (Refer to loop #2 of [Figure](#page-23-0) 30)
	- Loop #3. The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from V5 capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor through ground. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND, and back to source of the low-side MOSFET through ground. Connect negative node of V5 capacitor, source of the low-side MOSFET and PGND at ground as close as possible. (Refer to loop #3 of [Figure](#page-23-0) 30)
- Connect the PGND and GND pins directly at the device.

• Connect VSNS directly to the output voltage sense point at the load device. Connect GSNS to ground return points at the load device. Insert a 10-Ω, 1-nF, R-C filter between the sense point and the VSNS pin where the COMP capacitance is connected as shown in Case 1 ([Figure](#page-24-0) 31). When the COMP pin capacitance is connected to output bulk capacitance, connect the R-C filter in series to both the VSNS pin and the COMP capacitance as shown in Case 2 ([Figure](#page-24-1) 32).

Figure 31. Case 1: COMP Pin Capacitance Connected to VSNS

Figure 32. Case 2: COMP Pin Capacitance Connected to Output Bulk Capacitance

- • Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling to a high-voltage switching node.
- Connect the frequency and mode setting resistor from MODE pin to ground, and make the connections as close as possible to the device. The trace from the MODE pin to the resistor and from the resistor to ground should avoid coupling to a high-voltage switching node.

ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

NSTRUMENTS

Texas

- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as SW node, which connects to the source of the switching MOSFET, the drain of the rectifying MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.
- In order to effectively remove heat from the package, prepare the thermal land and solder to the package thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps to dissipate heat. Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solder-side ground plane(s) should be used to help dissipation.

TPS51219 1.05-V/20-A, D-CAP2™ 500-kHz, R_{DS(on)} Sensing Application Circuit

Figure 33. 1.05-V/20-A, D-CAP2™ 500-kHz, R_{DS(on)} Sensing

Table 3. 1.05-V/20-A, D-CAP2™ **500-kHz, RDS(on) Sensing, List of Materials**

1.05-V/20-A, D-CAP™ **400-kHz, RDS(on) Sensing Application Circuit**

Q1 1 30 V, 35 A, 8.5 mΩ Fairchild FDMS8680 Q2,Q3 $2 \times 30 \text{ V}$, 42 A, 3.5 m Ω Fairchild FDMS8670AS

Table 4. 1.05-V/20-A, D-CAP™ **400-kHz, RDS(on) Sensing, List of Materials**

Ξ

TPS51219 ZHCS461B –MARCH 2011–REVISED OCTOBER 2011 **www.ti.com.cn**

TPS51219 1.00-V/10.4-A, D-CAP2™ **500-kHz, Resistor Sensing Application Circuit**

Table 5. 1.00-V/10.4-A, D-CAP2™ **500-kHz, Resistor Sensing, List of Materials**

Texas **NSTRUMENTS**

TPS51219 1.00-V/10.4-A, D-CAP™ **400-kHz, Resistor Sensing Application Circuit**

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

RTE 16 WQFN - 0.8 mm max height

3 x 3, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4225944/A

PACKAGE OUTLINE

RTE0016C WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RTE0016C WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016C WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

单击下面可查看定价,库存,交付和生命周期等信息

[>>TI\(德州仪器\)](https://www.oneyac.com/brand/1776.html)