







CSD19537Q3

SLPS549B - AUGUST 2015 - REVISED NOVEMBER 2022

# CSD19537Q3 100-V N-Channel NexFET™ Power MOSFET

# **1** Features

Texas

Ultra-low  $Q_g$  and  $Q_{gd}$  Low thermal resistance

INSTRUMENTS

- Avalanche rated
- Lead free terminal plating
- **RoHS** compliant •
- Halogen free •
- SON 3.3-mm × 3.3-mm plastic package •

# 2 Applications

- Primary Side Isolated Converters •
- Motor Control

## **3 Description**

This 100-V, 12.1-mΩ, SON 3.3-mm × 3.3-mm NexFET<sup>™</sup> power MOSFET is designed to minimize losses in power conversion applications.





Figure 3-1. **Top View** 



R<sub>DS(on)</sub> vs V<sub>GS</sub>

### Product Summarv

T <sub>A</sub> = 25°	c	TYPICAL VA	UNIT	
V <sub>DS</sub>	Drain-to-Source Voltage	100	V	
Qg	Gate Charge Total (10 V)	16	nC	
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	2.9	nC	
D	Drain-to-Source On-Resistance	V <sub>GS</sub> = 6 V	13.8	mΩ
R <sub>DS(on)</sub>	Diam-10-30010e On-Resistance	V <sub>GS</sub> = 10 V	12.1	mΩ
V <sub>GS(th)</sub>	Threshold Voltage	3		V

#### Ordering Information<sup>(1)</sup>

DEVICE	DEVICE MEDIA		DEVICE MEDIA QTY		PACKAGE	SHIP			
CSD19537Q3	13-Inch Reel	2500	SON 3.3- x 3.3-mm	Tape and					
CSD19537Q3T	13-Inch Reel	250	Plastic Package	Reel					


For all available packages, see the orderable addendum at (1) the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>4</sub> = 2	0.5%	VALUE	UNIT
	25 C	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	100	V
$V_{GS}$	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package Limited)	50	А
ID	Continuous Drain Current (Silicon Limited), $T_{C}$ = 25°C	53	А
	Continuous Drain Current <sup>(1)</sup>	9.7	А
I <sub>DM</sub>	Pulsed Drain Current <sup>(2)</sup>	219	А
Б	Power Dissipation <sup>(1)</sup>	2.8	W
PD	Power Dissipation, $T_C = 25^{\circ}C$	83	W
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction Temperature, Storage Temperature	–55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, Single Pulse $I_{D}$ = 33 A, L = 0.1 mH, $R_{G}$ = 25 $\Omega$	55	mJ

Typical  $R_{\theta JA}$  = 45°C/W on a 1-in<sup>2</sup>, 2-oz Cu pad on a 0.06-in (1) thick FR4 PCB.

Max R<sub> $\theta$ JC</sub> = 1.5°C/W, pulse duration  $\leq$  100 µs, duty cycle  $\leq$ (2) 1%



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features1	6.1 Community Resources7
2 Applications1	
3 Description1	6.3 Electrostatic Discharge Caution7
4 Revision History	
5 Specifications	
5.1 Electrical Characteristics	7.1 Q3 Package Dimensions8
5.2 Thermal Information3	7.2 Recommended PCB Pattern9
5.3 Typical MOSFET Characteristics4	7.3 Recommended Stencil Opening9
6 Device and Documentation Support7	7.4 Q3 Tape and Reel Information

# **4 Revision History**

C	Changes from Revision A (May 2016) to Revision B (November 2022) F							
•	Corrected legend on Figure 5-11	4						

С	hanges from Revision * (August 2015) to Revision A (May 2016)	Page
•	Corrected typo in X axis legend on Figure 5-11	4



# **5** Specifications

# **5.1 Electrical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS			I	
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	100		V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V		1	μA
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V		100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.6 3	3.6	V
D	Drein te course en registence	V <sub>GS</sub> = 6 V, I <sub>D</sub> = 10 A	13.8	16.6	mΩ
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A	12.1	14.5	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 10 A	45		S
DYNAM	IC CHARACTERISTICS		I		
C <sub>iss</sub>	Input capacitance		1290	1680	pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 50 V, <i>f</i> = 1 MHz	251	326	pF
C <sub>rss</sub>	Reverse transfer capacitance		13.3	17.3	pF
R <sub>G</sub>	Series gate resistance		1.2	2.4	Ω
Qg	Gate charge total (10 V)		16	21	nC
Q <sub>gd</sub>	Gate charge gate-to-drain		2.9		nC
Q <sub>gs</sub>	Gate charge gate-to-source	$V_{DS} = 50 \text{ V}, \text{ I}_{D} = 10 \text{ A}$	5.5		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>		3.8		nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V	44		nC
t <sub>d(on)</sub>	Turn on delay time		5		ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V,	3		ns
t <sub>d(off)</sub>	Turn off delay time	$I_{DS} = 10 \text{ A}, \text{ R}_{G} = 0 \Omega$	10		ns
t <sub>f</sub>	Fall time		3		ns
DIODE O	CHARACTERISTICS				
V <sub>SD</sub>	Diode forward voltage	I <sub>SD</sub> = 10 A, V <sub>GS</sub> = 0 V	0.8	1	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 50 V, I <sub>F</sub> = 10 A,	134		nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/µs	36		ns

## **5.2 Thermal Information**

#### $T_A = 25^{\circ}C$ (unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance <sup>(1)</sup>		· · ·	1.5	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance, Note 1 and Note 2 <sup>(1) (2)</sup>			55	°C/W

 $R_{\theta JC}$  is determined with the device mounted on a 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design. Device mounted on FR4 material with 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu. (1)

(2)

#### CSD19537Q3 SLPS549B – AUGUST 2015 – REVISED NOVEMBER 2022





Max  $R_{\theta JA}$  = 160°C/W when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.

# **5.3 Typical MOSFET Characteristics**






Figure 5-1. Transient Thermal Impedance





CSD19537Q3 SLPS549B – AUGUST 2015 – REVISED NOVEMBER 2022







# 6 Device and Documentation Support

### 6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.2 Trademarks

NexFET<sup>™</sup> is a trademark of Texas Instruments. E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

### 6.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 6.4 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.




# 7 Mechanical, Packaging, and Orderable Information

Front View

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


### 7.1 Q3 Package Dimensions



DIM	м	ILLIMETERS			INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
А	0.950	1.000	1.100	0.037	0.039	0.043
A1	0.000	0.000	0.050	0.000	0.000	0.002
b	0.280	0.340	0.400	0.011	0.013	0.016
b1		0.310 NOM			0.012 NOM	
С	0.150	0.200	0.250	0.006	0.008	0.010
D	3.200	3.300	3.400	0.126	0.130	0.134
D2	1.650	1.750	1.800	0.065	0.069	0.071
d	0.150	0.200	0.250	0.006	0.008	0.010
d1	0.300	0.350	0.400	0.012	0.014	0.016
E	3.200	3.300	3.400	0.126	0.130	0.134
E2	2.350	2.450	2.550	0.093	0.096	0.100
е		0.650 TYP			0.026 TYP	
Н	0.35	0.450	0.550	0.014	0.018	0.022
K		0.650 TYP			0.026 TYP	
L	0.35	0.450	0.550	0.014	0.018	0.022
L1	0		0	0	_	0
θ	0		0	0	_	0




### 7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – *Reducing Ringing Through PCB Layout Techniques*.


## 7.3 Recommended Stencil Opening



All dimensions are in mm, unless otherwise specified.



## 7.4 Q3 Tape and Reel Information



#### Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. Thickness: 0.30 ±0.05 mm
- 6. MSL1 260°C (IR and Convection) PbF-Reflow Compatible



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD19537Q3	ACTIVE	VSON-CLIP	DQG	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD19537	Samples
CSD19537Q3T	ACTIVE	VSON-CLIP	DQG	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD19537	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

27-Oct-2022

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)