











TPD8S300

ZHCSG00B-SEPTEMBER 2016-REVISED NOVEMBER 2016

TPD8S300 USB Type-C™端口保护器: V_{BUS} 短路过压和 IEC ESD 保护

1 特性

- 4 通道 V_{BUS} 短路过压保护(CC1、CC2、SBU1、SBU2): 24 V_{DC} 容差
- 8 通道 IEC 61000-4-2 ESD 保护(CC1、CC2、 SBU1、SBU2、DP_T、DM_T、DP_B、DM_B)
- CC1、CC2 过压保护 FET 600mA, 能够通过 V_{CONN} 电源
- 集成 CC 无电电池电阻器,可用于处理移动设备中的无电电池用例
- 3mm x 3mm WQFN 封装

2 应用

- 笔记本电脑
- 平板电脑
- 智能手机
- 监视器和电视
- 扩展坞

3 说明

TPD8S300 是一种单芯片 USB Type-C 端口保护解决方案,可提供 20V V_{BUS} 短路过压和 IEC ESD 保护。

自从 USB Type-C 连接器发布以来,已经发布了很多不符合 USB Type-C 规格的 USB Type-C 的产品和配件。其中的一个示例就是仅在 V_{BUS} 线路上布设 20V 电压的 USB Type-C 电力输送适配器。USB Type-C 的另一个问题是,由于此小型连接器中的各引脚极为靠近,因此连接器的机械扭转和滑动可能使引脚短路。这可能导致 20V V_{BUS} 与 CC 和 SBU 引脚短路。此外,由于 Type-C 连接器中的各引脚极为靠近,所以存在碎屑和水汽导致 20V V_{BUS} 引脚与 CC 和 SBU 引脚短路的严重问题。

这些非理想的设备和机械事件使得 CC 和 SBU 引脚必须能够承受 20V 的电压,即使它们仅在 5V 或更低电压下工作。通过在 CC 和 SBU 引脚上提供过压保护,TPD8S300 可以使 CC 和 SBU 引脚耐受 20V 的电压,同时不会干扰正常工作。该器件将高压 FET 串联放置在 SBU 和 CC 线路上。当在这些线路上检测到高于 OVP 阈值的电压时,高压开关被打开,并且将系统的其余部分与连接器上存在的高压状态隔离。


最后,大多数系统都需要为其外部引脚应用 IEC 61000-4-2 系统级 ESD 保护。TPD8S300 为 CC1、CC2、SBU1、SBU2、DP_T (顶部 D+) 、DM_T (顶部 D-) 、DP_B (底部 D+) 、DM_B (底部 D-) 引脚集成 IEC 61000-4-2 ESD 保护,并且无需在连接器上放置外接高压 TVS 二极管。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|----------|-----------|-----------------|
| TPD8S300 | WQFN (20) | 3.00mm x 3.00mm |

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

应用图表



Copyright © 2016, Texas Instruments Incorporated

A



| | E | 录 | | |
|---|--------------------------------------|---|----------------------------------|----|
| 1 | 特性 | | 8.3 Feature Description | 16 |
| 2 | 应用 1 | | 8.4 Device Functional Modes | 19 |
| 3 | 说明 1 | 9 | 9 Application and Implementation | 20 |
| 4 | 修订历史记录 2 | | 9.1 Application Information | 20 |
| 5 | Device Comparison Table | | 9.2 Typical Application | 20 |
| 6 | Pin Configuration and Functions | 1 | 10 Power Supply Recommendations | 25 |
| 7 | Specifications | 1 | 11 Layout | 26 |
| • | 7.1 Absolute Maximum Ratings | | 11.1 Layout Guidelines | |
| | 7.2 ESD Ratings—JEDEC Specification | | 11.2 Layout Example | |
| | 7.3 ESD Ratings—IEC Specification | 1 | 12 器件和文档支持 | 27 |
| | 7.4 Recommended Operating Conditions | | 12.1 文档支持 | 27 |
| | 7.5 Thermal Information | | 12.2 接收文档更新通知 | |
| | 7.6 Electrical Characteristics 6 | | 12.3 社区资源 | 27 |
| | 7.7 Timing Requirements9 | | 12.4 商标 | |
| | 7.8 Typical Characteristics | | 12.5 静电放电警告 | |
| 8 | Detailed Description | | 12.6 Glossary | |
| | 8.1 Overview | 1 | 13 机械、封装和可订购信息 | 27 |

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

8.2 Functional Block Diagram 16

| Cł | nanges from Revision A (September 2016) to Revision B | Page | |
|----|---|------|--|
| • | 首次公开发布的产品说明书 | 1 | |




5 Device Comparison Table

| Part Number | Over Voltage Protected Channels | IEC 61000-4-2 ESD Protected Channels |
|-------------|---------------------------------|---|
| TPD6S300 | 4-Ch (CC1, CC2, SBU1, SBU2) | 6-Ch (CC1, CC2, SBU1, SBU2, DP, DM) |
| TPD8S300 | 4-Ch (CC1, CC2, SBU1, SBU2) | 8-Ch (CC1, CC2, SBU1, SBU2, DP_T, DM_T, DP_B, DM_B) |

6 Pin Configuration and Functions





Pin Functions

| PIN | | TVDE | DECORPORION | | |
|-----|-----------|-------|---|--|--|
| NO. | NAME | TYPE | DESCRIPTION | | |
| 1 | C_SBU1 | I/O | Connector side of the SBU1 OVP FET. Connect to either SBU pin of the USB Type-C connector | | |
| 2 | C_SBU2 | I/O | Connector side of the SBU2 OVP FET. Connect to either SBU pin of the USB Type-C connector | | |
| 3 | VBIAS | Power | Pin for ESD support capacitor. Place a 0.1-µF capacitor on this pin to ground | | |
| 4 | C_CC1 | I/O | Connector side of the CC1 OVP FET. Connect to either CC pin of the USB Type-C connector | | |
| 5 | C_CC2 | I/O | Connector side of the CC2 OVP FET. Connect to either CC pin of the USB Type-C connector | | |
| 6 | RPD_G2 | I/O | Short to C_CC2 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND | | |
| 7 | RPD_G1 | I/O | Short to C_CC1 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND | | |
| 8 | GND | GND | Ground | | |
| 9 | FLT | 0 | Open drain for fault reporting | | |
| 10 | V_{PWR} | Power | 2.7-V-3.6-V power supply | | |
| 11 | CC2 | I/O | System side of the CC2 OVP FET. Connect to either CC pin of the CC/PD controller | | |
| 12 | CC1 | I/O | System side of the CC1 OVP FET. Connect to either CC pin of the CC/PD controller | | |
| 13 | GND | GND | Ground | | |



Pin Functions (continued)

| PIN | | TYPE | DESCRIPTION | | |
|--|------|---|--|--|--|
| NO. | NAME | ITPE | DESCRIPTION | | |
| 14 | SBU2 | I/O | System side of the SBU2 OVP FET. Connect to either SBU pin of the SBU MUX | | |
| 15 | SBU1 | I/O | System side of the SBU1 OVP FET. Connect to either SBU pin of the SBU MUX | | |
| 16 | D4 | I/O | USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector | | |
| 17 | D3 | I/O | USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector | | |
| 18 | GND | GND | Ground | | |
| 19 | D2 | I/O | USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector | | |
| 20 | D1 | I/O | USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector | | |
| Thermal Pad GND Internally connected to GND. Used as a heatsink. Connect to the PCB GND. | | Internally connected to GND. Used as a heatsink. Connect to the PCB GND plane | | | |



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|------------------------|------------------------------|------|-----|------|
| \/ | lanut valtaga | V_{PWR} | -0.3 | 4 | V |
| VI | Input voltage | RPD_G1, RPD_G2 | -0.3 | | V |
| \/ | Output valtage | FLT | -0.3 | 6 | V |
| Vo | Output voltage | VBIAS | -0.3 | 24 | V |
| | | D1, D2, D3, D4 | -0.3 | 6 | V |
| V _{IO} | I/O voltage | CC1, CC2, SBU1, SBU2 | -0.3 | 6 | V |
| | | C_CC1, C_CC2, C_SBU1, C_SBU2 | -0.3 | 24 | V |
| T _A | Operating free air ter | mperature | -40 | 85 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings—JEDEC Specification

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

7.3 ESD Ratings—IEC Specification

| | <u> </u> | | | VALUE | UNIT |
|--------------------|--|--|-------------------|--------|------|
| | | IEC 61000-4-2, C_CC1, C_CC2, D1, D2, D3, D4 Contact discharge ±8000 Air-gap discharge ±15000 | Contact discharge | ±8000 | |
| V | Floatrostatio discharge (1) | | ±15000 | | |
| V _(ESD) | Electrostatic discharge ⁽¹⁾ IEC 61000-4-2, C_SBU1, C_SBU2 | Contact discharge | ±6000 | V | |
| | | IEC 61000-4-2, C_SBU1, C_SBU2 | Air-gap discharge | ±15000 | |

⁽¹⁾ Tested on the TPD8S300 EVM connected to the TPS65982 EVM.

7.4 Recommended Operating Conditions

| | | | MIN | NOM | MAX | UNIT |
|--------------------|---------------------------|---|------|-----|------|------|
| ., | land to the ma | V _{PWR} | 2.7 | 3.3 | 3.6 | V |
| VI | Input voltage | RPD_G1, RPD_G2 | 0 | | 5.5 | V |
| Vo | Output voltage | FLT pull-up resistor power rail | 2.7 | | 5.5 | V |
| | | D1, D2, D3, D4 | -0.3 | | 5.5 | V |
| V _{IO} | I/O voltage | CC1, CC2, C_CC1, C_CC2 | 0 | | 5.5 | V |
| | | SBU1, SBU2, C_SBU1, C_SBU2 | 0 | | 4.3 | V |
| I _{VCONN} | V _{CONN} current | Current flowing into CC1/2 and flowing out of C_CC1/2, VCCx – VC_CCx ≤ 250 mV | | | 600 | mA |
| I _{VCONN} | V _{CONN} current | Current flowing into CC1/2 and flowing out of C_CC1/2, $T_J \le 105^{\circ}C$ | | | 1.25 | А |

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-------------------------|----------------------------------|-----|-----|-----|-----------|
| | FLT pull-up resistance | 1.7 | | 300 | $k\Omega$ |
| External components (1) | VBIAS capacitance ⁽²⁾ | | 0.1 | | μF |
| | V _{PWR} capacitance | 0.3 | 1 | | μF |

⁽¹⁾ For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin. Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented must be within the minimum and maximums listed in the table.

7.5 Thermal Information

| | | TPD8S300 | |
|------------------------|--|------------|------|
| | THERMAL METRIC ⁽¹⁾ | RUK (WQFN) | UNIT |
| | | 20 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 45.2 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 48.8 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 17.1 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 0.6 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 17.1 | °C/W |
| R ₀ JC(bot) | Junction-to-case (bottom) thermal resistance | 3.7 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.6 Electrical Characteristics

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|---|------|-----|-----|-----------|
| CC OVP Switch | es | | | | | |
| D | On resistance of CC OVP FETs, T _J ≤ 85°C | CCx = 5.5 V | | 278 | 392 | mΩ |
| R _{ON} | On resistance of CC OVP FETs, T _J ≤ 105°C | CCx = 5.5 V | | 278 | 415 | $m\Omega$ |
| R _{ONFLAT} | On resistance flatness | Sweep CCx voltage between 0 V and 1.2 V | | | 5 | mΩ |
| C _{ON_CC} | Equivalent on capacitance | Capacitance from C_CCx or CCx to GND when device is powered. VC_CCx/VCCx = 0 V to 1.2 V , f = 400 kHz | 60 | 74 | 120 | pF |
| RD_DB | Dead battery pull-down resistance (only present when device is unpowered). Effective resistance of R _D and FET in series | V_C_CCx = 2.6 V | 4.1 | 5.1 | 6.1 | kΩ |
| VTH_DB | Threshold voltage of the pulldown FET in series with RD during dead battery | I_CC = 80 μA | 0.5 | 0.9 | 1.2 | V |
| V _{OVPCC} | OVP threshold on CC pins | Place 5.5 V on C_CCx. Step up C_CCx until the FLT pin is asserted | 5.75 | 6 | 6.2 | V |
| Vovpcc_hys | Hysteresis on CC OVP | Place 6.5 V on C_CCx. Step down the voltage on C_CCx until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for CC | 50 | | | mV |

⁽²⁾ The VBIAS pin requires a minimum 35-V_{DC} rated capacitor. A 50-V_{DC} rated capacitor is recommended to reduce capacitance derating. See the *VBIAS Capacitor Selection* section for more information on selecting the VBIAS capacitor.



Electrical Characteristics (continued)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------|---|---|------|------|-----|------|
| BW _{ON} | On bandwidth single ended (–3 dB) | Measure the -3 -dB bandwidth from C_CCx to CCx. Single ended measurement, 50 - Ω system. Vcm = 0.1 V to 1.2 V | | 100 | | MHz |
| V _{STBUS_CC} | Short-to-VBUS tolerance on the CC pins | Hot-Plug C_CCx with a 1 meter USB Type C Cable, place a 30-Ω load on CCx | | | 24 | V |
| V _{STBUS_CC_CLAMP} | Short-to-VBUS system-side clamping voltage on the CC pins (CCx) | Hot-Plug C_CCx with a 1 meter USB Type C Cable. Hot-Plug voltage C_CCx = 24 V. VPWR = 3.3 V. Place a 30-Ω load on CCx | | 8 | | V |
| SBU OVP Switche | s | | | | | |
| R _{ON} | On resistance of SBU OVP FETs | SBUx = 3.6 V. −40°C ≤ T _J ≤ +85°C | | 4 | 6.5 | Ω |
| R _{ONFLAT} | On resistance flatness | Sweep SBUx voltage between 0 V and 3.6 V. −40°C ≤ T _J ≤ +85°C | | 0.7 | 1.5 | Ω |
| C _{ON_SBU} | Equivalent on capacitance | Capacitance from SBUx or C_SBUx to GND when device is powered. Measure at VC_SBUx/VSBUx = 0.3 V to 3.6 V | | 6 | | pF |
| V _{OVPSBU} | OVP threshold on SBU pins | Place 3.6 V on C_SBUx. Step up C_SBUx until the FLT pin is asserted | 4.35 | 4.5 | 4.7 | V |
| V _{OVPSBU_HYS} | Hysteresis on SBU OVP | Place 5 V on C_CCx. Step down the voltage on C_CCx until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for C_SBUx | | 50 | | mV |
| BW _{ON} | On bandwidth single ended (–3 dB) | Measure the -3-dB bandwidth from C_SBUx to SBUx. Single ended measurement, 50-Ω system. Vcm = 0.1 V to 3.6 V | | 1000 | | MHz |
| X _{TALK} | Crosstalk | Measure crosstalk at f = 1 MHz from SBU1 to C_SBU2 or SBU2 to C_SBU1. Vcm1 = 3.6 V, Vcm2 = 0.3 V. Be sure to terminate open sides to 50 Ω | | -80 | | dB |
| V _{STBUS_SBU} | Short-to-VBUS tolerance on the SBU pins | Hot-Plug C_SBUx with a 1 meter USB Type C Cable. Put a 150-nF capacitor in series with a $40-\Omega$ resistor to GND on SBUx | | | 24 | V |
| VSTBUS_SBU_CLAMP | Short-to-VBUS system-side clamping voltage on the SBU pins (SBUx) | Hot-Plug C_SBUx with a 1 meter USB Type C Cable. Hot-Plug voltage C_SBUx = 24 V. VPWR = 3.3 V. Put a 100-nF capacitor in series with a 40-Ω resistor to GND on SBUx | | 8 | | V |
| Power Supply and | Leakage Currents | | | | - | |
| V _{PWR_UVLO} | V _{PWR} under voltage lockout | Place 1 V on VPWR and raise voltage until SBU or CC FETs turnon | 2.1 | 2.3 | 2.5 | V |
| V _{PWR_UVLO_HYS} | V _{PWR} UVLO hysteresis | Place 3 V on VPWR and lower voltage until SBU or CC FETs turnoff; measure difference between rising and falling UVLO to calculate hysteresis | 100 | 150 | 200 | mV |



Electrical Characteristics (continued)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------|---|--|-----|------|------|------|
| I _{VPWR} | V _{PWR} supply current | VPWR = 3.3 V (typical), VPWR = 3.6 V (maximum) . $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq +85^{\circ}\text{C}$. | | 90 | 120 | μΑ |
| I _{CC_LEAK} | Leakage current for CC pins when device is powered | VPWR = 3.3 V, VC_CCx = 3.6 V, CCx pins are floating, measure leakage into C_CCx pins. Result must be same if CCx side is biased and C_CCx is left floating. | | 5 | | |
| I _{SBU_LEAK} | Leakage current for SBU pins when device is powered | VPWR = 3.3 V, VC_SBUx = 3.6 V, SBUx pins are floating, measure leakge into C_SBUx pins. Result must be same if SBUx side is biased and C_SBUx is left floating. −40°C ≤ T _J ≤ 85°C. | | | 3 | μА |
| I _{C_CC_LEAK_} OVP | Leakage current for CC pins when device is in OVP | VPWR = 0 V or 3.3 V, VC_CCx = 24 V, CCx pins are set to 0 V, measure leakage into C_CCx pins | | | 1200 | μΑ |
| I _{C_SBU_LEAK_OVP} | Leakage current for SBU pins when device is in OVP | VPWR = 0 V or 3.3 V, VC_SBUx = 24 V, SBUx pins are set to 0 V, measure leakage into C_SBUx pins | | | 400 | μΑ |
| I _{CC_LEAK_OVP} | Leakage current for CC pins when device is in OVP | VPWR = 0 V or 3.3 V, VC_CCx = 24 V, CCx pins are set to 0 V, measure leakage out of CCx pins | | | 30 | μΑ |
| I _{SBU_LEAK_OVP} | Leakage current for SBU pins when device is in OVP | VPWR = 0 V or 3.3 V, VC_SBUx = 24 V, SBUx pins are set to 0 V, measure leakage out of SBUx pins | -1 | | 1 | μΑ |
| I _{Dx_LEAK} | Leakage current for Dx pins | V_Dx = 3.6 V, measure leakage into Dx pins | | | 1 | μΑ |
| FLT Pin | | | | | | |
| V _{OL} | Low-level output voltage | $IOL = 3 \text{ mA}$. Measure the voltage at the \overline{FLT} pin | | | 0.4 | V |
| Over Temperatur | e Protection | | | | | |
| T _{SD_RISING} | The rising over-temperature protection shutdown threshold | | 150 | 175 | | °C |
| T _{SD_FALLING} | The falling over-temperature protection shutdown threshold | | 130 | 140 | | °C |
| T _{SD_HYST} | The over-temperature protection shutdown threshold hysteresis | | | 35 | | °C |
| Dx ESD Protection | on | | | | | |
| V _{RWM_POS} | Reverse stand-off voltage from Dx to GND | Dx to GND. I _{DX} ≤ 1 μA | | | 5.5 | V |
| V _{RWM_NEG} | Reverse stand-off voltage from GND to Dx | GND to Dx | | | 0 | V |
| V _{BR_POS} | Break-down voltage from Dx to GND | Dx to GND. I _{BR} = 1 mA | 7 | | | V |
| V _{BR_NEG} | Break-down voltage from GND to Dx | GND to Dx. I _{BR} = 8 mA | 0.6 | | | V |
| C _{IO} | Dx to GND or GND to Dx | f = 1 MHz, VIO = 2.5 V | | 1.7 | | pF |
| ΔC_{IO} | Differential capacitance between two Dx pins | f = 1 MHz, VIO = 2.5 V | | 0.02 | | pF |
| R _{DYN} | Dynamic on-resistance Dx IEC clamps | Dx to GND or GND to Dx | | 0.4 | | Ω |




7.7 Timing Requirements


| | cquirements | | | | |
|---------------------------------|--|------|-----|-----|------|
| | | MIN | NOM | MAX | UNIT |
| Power-On and Off | Timings | | | | |
| t _{ON} | Time from crossing rising VPWR UVLO until CC and SBU OVP FETs are on | | | 3.5 | ms |
| dV _{PWR_OFF} /dt | Minimum slew rate allowed to guarantee CC and SBU FETs turnoff during a power off | -0.5 | | | V/µs |
| Over Voltage Prote | ection | | | | |
| tovp_response_cc | OVP response time on the CC pins. Time from OVP asserted until OVP FETs turnoff | | 70 | | ns |
| tovp_response_sbu | OVP response time on the SBU pins. Time from OVP asserted until OVP FETs turnoff | | 80 | | ns |
| tovp_recovery_cc_ | OVP recovery time on the CC pins. Once an OVP has occurred, the minimum time duration until the CC FETs turn back on. OVP must be removed for CC FETs to turn back on | 21 | 29 | 39 | ms |
| tovp_recovery_sbu _1 | OVP recovery time on the SBU pins. Once an OVP has occurred, the minimum time duration until the SBU FETs turn back on. OVP must be removed for SBU FETs to turn back on | 21 | 29 | 39 | ms |
| tovp_recovery_cc_ | OVP recovery time on the CC pins. Time from OVP removal until CC FET turns back on, if device has been in OVP > 40 ms | | 0.5 | | ms |
| tovp_recovery_sbu_2 | OVP recovery time on the SBU pins. Time from OVP removal until SBU FET turns back on, if device has been in OVP > 40 ms | | 0.5 | | ms |
| t _{OVP_FLT_} ASSERTION | Time from OVP asserted to FLT assertion | | 20 | | μs |
| tovp_flt_deasserti | Time from CC FET turnon after an OVP to FLT deassertion | | 5 | | ms |

TEXAS INSTRUMENTS


7.8 Typical Characteristics









TEXAS INSTRUMENTS







TEXAS INSTRUMENTS





8 Detailed Description


8.1 Overview

The TPD8S300 is a single chip USB Type-C port protection solution that provides 20-V Short-to-V_{BUS} overvoltage and IEC ESD protection. Due to the small pin pitch of the USB Type-C connector and non-compliant USB Type-C cables and accessories, the V_{BUS} pins can get shorted to the CC and SBU pins inside the USB Type-C connector. Because of this short-to-V_{BUS} event, the CC and SBU pins need to be 20-V tolerant, to support protection on the full USB PD voltage range. Even if a device does not support 20-V operation on V_{BUS}, non complaint adaptors can start out with 20-V V_{BUS} condition, making it necessary for any USB Type-C device to support 20 V protection. The TPD8S300 integrates four channels of 20-V Short-to-V_{BUS} overvoltage protection for the CC1, CC2, SBU1, and SBU2 pins of the USB Type-C connector.

Additionally, IEC 61000-4-2 system level ESD protection is required in order to protect a USB Type-C port from ESD strikes generated by end product users. The TPD8S300 integrates eight channels of IEC61000-4-2 ESD protection for the CC1, CC2, SBU1, SBU2, DP_T (Top side D+), DM_T (Top Side D-), DP_B (Bottom Side D+), and DM_B (Bottom Side D-) pins of the USB Type-C connector. This means IEC ESD protection is provided for all of the low-speed pins on the USB Type-C connector in a single chip in the TPD8S300. Additionally, high-voltage IEC ESD protection that is 22-V DC tolerant is required for the CC and SBU lines in order to simultaneously support IEC ESD and Short-to-V_{BUS} protection; there are not many discrete market solutions that can provide this kind of protection. This high-voltage IEC ESD diode is what the TPD8S300 integrates, specifically designed to guarantee it works in conjunction with the overvoltage protection FETs inside the device. This sort of solution is very hard to generate with discrete components.



8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 4-Channels of Short-to-V_{BUS} Overvoltage Protection (CC1, CC2, SBU1, SBU2 Pins): 24-V_{DC} Tolerant

The TPD8S300 provides 4-channels of Short-to- V_{BUS} Overvoltage Protection for the CC1, CC2, SBU1, and SBU2 pins of the USB Type-C connector. The TPD8S300 is able to handle 24- V_{DC} on its C_CC1, C_CC2, C_SBU1, and C_SBU2 pins. This is necessary because according to the USB PD specification, with V_{BUS} set for 20-V operation, the V_{BUS} voltage is allowed to legally swing up to 21 V, and 21.5 V on voltage transitions from a different USB PD V_{BUS} voltage. The TPD8S300 builds in tolerance up to 24- V_{BUS} to provide margin above this 21.5 V specification to be able to support USB PD adaptors that may break the USB PD specification.

When a short-to- V_{BUS} event occurs, ringing happens due to the RLC elements in the hot-plug event. With very low resistance in this RLC circuit, ringing up to twice the settling voltage can appear on the connector. More than 2x ringing can be generated if any capacitor on the line derates in capacitance value during the short-to- V_{BUS} event. This means that more than 44 V could be seen on a USB Type-C pin during a Short-to- V_{BUS} event. The TPD8S300 has built in circuit protection to handle this ringing. The diode clamps used for IEC ESD protection also clamp the ringing voltage during the short-to- V_{BUS} event to limit the peak ringing to around 30 V. Additionally, the overvoltage protection FETs integrated inside the TPD8S300 are 30-V tolerant, therefore being capable of supporting the high-voltage ringing waveform that is experienced during the short-to- V_{BUS} event. The well designed combination of voltage clamps and 30-V tolerant OVP FETs insures the TPD8S300 can handle Short-to- V_{BUS} hot-plug events with hot-plug voltages as high as 24- V_{DC} .



Feature Description (接下页)

The TPD8S300 has an extremely fast turnoff time of 70 ns typical. Furthermore, additional voltage clamps are placed after the OVP FET on the system side (CC1, CC2, SBU1, SBU2) pins of the TPD8S300, to further limit the voltage and current that is exposed to the USB Type-C CC/PD controller during the 70 ns interval while the OVP FET is turning off. The combination of connector side voltage clamps, OVP FETs with extremely fast turnoff time, and system side voltage clamps all work together to insure the level of stress seen on a CC1, CC2, SBU1, or SBU2 pin during a short-to-V_{BUS} event is less than or equal to an HBM event. This is done by design, as any USB Type-C CC/PD controller will have built in HBM ESD protection.

■ 29 is an example of the TPD8S300 successfully protecting the TPS65982, the world's first fully integrated, full-featured USB Type-C and PD controller.




图 29. TPD8S300 Protecting the TPS65982 During a Short-to-V_{BUS} Event

8.3.2 8-Channels of IEC 61000-4-2 ESD Protection (CC1, CC2, SBU1, SBU2, DP_T, DM_T, DP_B, DM_B Pins)

The TPD8S300 integrates 8-Channels of IEC 61000-4-2 system level ESD protection for the CC1, CC2, SBU1, SBU2, DP_T (Top side D+), DM_T (Top Side D-), DP_B (Bottom Side D+), and DM_B (Bottom Side D-) pins. USB Type-C ports on end-products need system level IEC ESD protection in order to provide adequate protection for the ESD events that the connector can be exposed to from end users. The TPD8S300 integrates IEC ESD protection for all of the low-speed pins on the USB Type-C connector in a single chip. Also note, that while the RPD_Gx pins are not individually rated for IEC ESD, when they are shorted to the C_CCx pins, the C_CCx pins provide protection for both the C_CCx pins and the RPD_Gx pins. Additionally, high-voltage IEC ESD protection that is 24-V DC tolerant is required for the CC and SBU lines in order to simultaneously support IEC ESD and Short-to-V_{BUS} protection; there are not many discrete market solutions that can provide this kind of protection. The TPD8S300 integrates this type of high-voltage ESD protection so a system designer can meet both IEC ESD and Short-to-V_{BUS} protection requirements in a single device.

8.3.3 CC1, CC2 Overvoltage Protection FETs 600 mA Capable for Passing VCONN Power

The CC pins on the USB Type-C connector serve many functions; one of the functions is to be a provider of power to active cables. Active cables are required when desiring to pass greater than 3 A of current on the V_{BUS} line or when the USB Type-C port uses the super-speed lines (TX1+, TX2-, RX1+, RX1-, TX2+, TX2-, RX2+, RX2-). When CC is configured to provide power, it is called VCONN. VCONN is a DC voltage source in the range of 3 V-5.5 V. If supporting VCONN, a VCONN provider must be able to provide 1 W of power to a cable; this translates into a current range of 200 mA to 333 mA (depending on your VCONN voltage level). Additionally, if operating in a USB PD alternate mode, greater power levels are allowed on the VCONN line.



Feature Description (接下页)

When a USB Type-C port is configured for VCONN and using the TPD8S300, this VCONN current flows through the OVP FETs of the TPD8S300. Therefore, the TPD8S300 has been designed to handle these currents and have an RON low enough to provide a specification compliant VCONN voltage to the active cable. The TPD8S300 is designed to handle up to 600 mA of DC current to allow for alternate mode support in addition to the standard 1 W required by the USB Type-C specification.

8.3.4 CC Dead Battery Resistors Integrated for Handling the Dead Battery Use Case in Mobile Devices

An important feature of USB Type-C and USB PD is the ability for this connector to serve as the sole power source to mobile devices. With support up to 100 W, the USB Type-C connector supporting USB PD can be used to power a whole new range of mobile devices not previously possible with legacy USB connectors.

When the USB Type-C connector is the sole power supply for a battery powered device, the device must be able to charge from the USB Type-C connector even when its battery is dead. In order for a USB Type-C power adapter to supply power on V_{BUS}, RD pull-down resistors must be exposed on the CC pins. These RD resistors are typically included inside a USB Type-C CC/PD controller. However, when the TPD8S300 is used to protect the USB Type-C port, the OVP FETs inside the device isolates these RD resistors in the CC/PD controller when the mobile device has no power. This is because when the TPD8S300 has no power, the OVP FETs are turned off to guarantee overvoltage protection in a dead battery condition. Therefore, the TPD8S300 integrates high-voltage, dead battery RD pull-down resistors to allow dead battery charging simultaneously with high-voltage OVP protection.

If dead battery support is required, short the RPD_G1 pin to the C_CC1 pin, and short the RPD_G2 pin to the C_CC2 pin. This connects the dead battery resistors to the connector CC pins. When the TPD8S300 is unpowered, and the RP pull-up resistor is connected from a power adaptor, this RP pull-up resistor activates the RD resistor inside the TPD8S300. This enables V_{BUS} to be applied from the power adaptor even in a dead battery condition. Once power is restored back to the system and back to the TPD8S300 on its VPWR pin, the TPD8S300 removes its RD pull-down resistor and turn on its OVP FETs within 3.5 ms to guarantee the RD pull-down resistor inside the CC/PD Controller is exposed within 10 ms. This is by design, because if the RD pull-down resistor is not exposed within 10 ms, the power adaptor can legally interpret this behavior as a port disconnect and remove V_{BUS} .

If desiring to power the CC/PD controller during dead battery mode and if the CC/PD Controller is configured as a DRP, it is critical that the TPD8S300 be powered before or at the same time that the CC/PD controller is powered. It is also critical that when unpowered, the CC/PD controller also expose its dead battery resistors. When the TPD8S300 gets powered, it exposes the CC pins of the CC/PD controller within 3.5 ms. Once the TPD8S300 turns on, the RD pull-down resistors of the CC/PD controller must be present immediately, in order to guarantee the power adaptor connected to power the dead battery device keeps its V_{BUS} turned on. If the power adaptor sees any change to its CC voltage for more than 10 ms, it can disconnect V_{BUS} . This removes power from the device with its battery still not sufficiently charged, which consequently removes power from the CC/PD controller and the TPD8S300. Then the RD resistors of the TPD8S300 are exposed again, connect the power adaptor's V_{BUS} to start the cycle over. This creates an infinite loop, never or very slowly charging the mobile device.

If the CC/PD Controller is configured for DRP and has started its DRP toggle before the TPD8S300 turns on, this DRP toggle is unable to guarantee that the power adaptor does not disconnect from the port. Therefore, it is recommended if the CC/PD controller is configured for DRP, that its dead battery resistors be exposed as well, and that they remain exposed until the TPD8S300 turns on. This is typically accomplished by powering the TPD8S300 at the same time as the CC/PD controller when powering the CC/PD controller in dead battery operation.

If dead battery charging is not required in your application, connect the RPD_G1 and RPD_G2 pins to ground.

8.3.5 3-mm × 3-mm WQFN Package

The TPD8S300 comes in a small, 3-mm × 3-mm WQFN package, greatly reducing the size of implementing a similar protection solution discretely. The WQFN package allows support for a wider range of PCB designs. Additionally, the pin-out of the TPD8S300 was designed to optimize routing with the TPS6598x family of USB Type-C/PD controllers.



8.4 Device Functional Modes

表 1 describes all of the functional modes for the TPD8S300. The "X" in the below table are "do not care" conditions, meaning any value can be present within the absolute maximum ratings of the datasheet and maintain that functional mode. Also note the D1, D2, D3, D4 pins are not listed, because these pins have IEC ESD protection diodes that are always present, regardless of whether the device is powered and regardless of the conditions on any of the other pins.

表 1. Device Mode Table

| Device N | lode Table | | | Input | ts | | | Outputs | |
|----------------------|---|---|--|--|------------------|--|-------------------------|---------|----------|
| MC | DDE | VPWR | C_CCx | C_SBUx | RPD_Gx | TJ | FLT | CC FETs | SBU FETs |
| Normal | Unpowered, no dead battery support | <uvlo< td=""><td>Х</td><td>X</td><td>Grounded</td><td>X</td><td>High-Z</td><td>OFF</td><td>OFF</td></uvlo<> | Х | X | Grounded | X | High-Z | OFF | OFF |
| Operating Conditions | Unpowered, dead battery support | <uvlo< td=""><td>х</td><td>Х</td><td>Shorted to C_CCx</td><td>Х</td><td>High-Z</td><td>OFF</td><td>OFF</td></uvlo<> | х | Х | Shorted to C_CCx | Х | High-Z | OFF | OFF |
| | Powered on | >UVLO | <ovp< td=""><td><ovp< td=""><td>X, forced OFF</td><td><tsd< td=""><td>High-Z</td><td>ON</td><td>ON</td></tsd<></td></ovp<></td></ovp<> | <ovp< td=""><td>X, forced OFF</td><td><tsd< td=""><td>High-Z</td><td>ON</td><td>ON</td></tsd<></td></ovp<> | X, forced OFF | <tsd< td=""><td>High-Z</td><td>ON</td><td>ON</td></tsd<> | High-Z | ON | ON |
| | Thermal shutdown | >UVLO | Х | X | X, forced OFF | >TSD | Low (Fault Asserted) | OFF | OFF |
| Fault Conditions | CC over voltage condition | >UVLO | >OVP | Х | X, forced OFF | <tsd< td=""><td>Low (Fault Asserted)</td><td>OFF</td><td>OFF</td></tsd<> | Low (Fault Asserted) | OFF | OFF |
| | SBU over voltage condition | >UVLO | х | >OVP | X, forced OFF | <tsd< td=""><td>Low (Fault Asserted)</td><td>OFF</td><td>OFF</td></tsd<> | Low (Fault Asserted) | OFF | OFF |



9 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPD8S300 provides 4-channels of Short-to-VBUS overvoltage protection for the CC1, CC2, SBU1, and SBU2 pins of the USB Type-C connector, and 8-channels of IEC ESD protection for the CC1, CC2, SBU1, SBU2, DP_T, DM_T, DP_B, DM_B pins of the USB Type-C connector. Care must be taken to insure that the TPD8S300 provides adequate system protection as well as insuring that proper system operation is maintained. The following application example explains how to properly design the TPD8S300 into a USB Type-C system.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 30. TPD8S300 Typical Application Diagram



Typical Application (接下页)




图 31. TPD8S300 Reference Schematic

9.2.1 Design Requirements

In this application example we study the protection requirements for a full-featured USB Type-C DRP Port, fully equipped with USB-PD, USB2.0, USB3.0, Display Port, and 100 W charging. The TPS65982 is used to easily enable a full-featured port with a single chip solution. In this application, all the pins of the USB Type-C connector are utilized. Both the CC and SBU pins are susceptible to shorting to the V_{BUS} pin. With 100 W charging, V_{BUS} operates at 20 V, requiring the CC and SBU pins to tolerate 20- V_{DC} . Additionally, the CC, SBU, and USB2.0 pins require IEC system level ESD protection. With these protection requirements present for the USB Type-C connector, the TPD8S300 is utilized. The TPD8S300 is a single chip solution that provides all the required protection for the low speed and USB2.0 pins in the USB Type-C connector.

表 2 shows the TPD8S300 desgin parameters.

表 2. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|---|---------------|
| V _{BUS} nominal operating voltage | 20 V |
| Short-to-V _{BUS} tolerance for the CC and SBU pins | 24 V |
| VBIAS nominal capacitance | 0.1 μF |
| Dead battery charging | 100 W |
| Maximum ambient temperature requirement | 85°C |



9.2.2 Detailed Design Procedure

9.2.2.1 VBIAS Capacitor Selection

As noted in the *Recommended Operating Conditions* table, a minimum of 35-V_{BUS} rated capacitor is required for the VBIAS pin, and a 50-V_{BUS} capacitor is recommended. The VBIAS capacitor is in parallel with the central IEC diode clamp integrated inside the TPD8S300. A forward biased hiding diode connects the VBIAS pin to the C_CCx and C_SBUx pins. Therefore, when a Short-to-V_{BUS} event occurs at 20 V, 20-V_{BUS} minus a forward biased diode drop is exposed to the VBIAS pin. Additionally, during the short-to-V_{BUS} event, ringing can occur almost double the settling voltage of 20 V, allowing a potential 40 V to be exposed to the C_CCx and C_SBUx pins. However, the internal IEC clamps limits the voltage exposed to the C_CCx and C_SBUx pins to around 30 V. Therefore, at least 35-V_{BUS} capacitor is required to insure the VBIAS capacitor does not get destroyed during Short-to-V_{BUS} events.

A 50-V, X7R capacitor is recommended, however. This is to further improve the derating performance of the capacitors. When the voltage across a real capacitor is increased, its capacitance value derates. The more the capacitor derates, the greater than 2x ringing can occur in the short-to- V_{BUS} RLC circuit. 50-V X7R capacitors have great derating performance, allowing for the best short-to- V_{BUS} performance of the TPD8S300.

Additionally, the VBIAS capacitor helps pass IEC 61000-4-2 ESD strikes. The more capacitance present, the better the IEC performance. So the less the VBIAS capacitor derates, the better the IEC performance. 表 3 shows the real capacitors recommended to achieve the best performance with the TPD8S300.

表 3. Design Parameters

| CAPACITOR SIZE | PART NUMBER |
|----------------|--------------------|
| 0402 | CC0402KRX7R9BB104 |
| 0603 | GRM188R71H104KA93D |

9.2.2.2 Dead Battery Operation

For this application, we want to support 100-W dead battery operation; when the laptop is out of battery, we still want to charge the laptop at 20 V and 5 A. This means that the USB PD Controller must receive power in dead battery mode. The TPS65982 has its own built in LDO in order to supply the TPS65982 power from V_{BUS} in a dead battery condition. The TPS65982 can also provide power to its flash during this condition through its LDO 3V3 pin.

The TPD8S300s OVP FETs remain OFF when it is unpowered in order to insure in a dead battery situation proper protection is still provided to the PD controller in the system, in this case the TPS65982. However, when the OVP FETs are OFF, this isolates the TPS65982s dead battery resistors from the USB Type-C ports CC pins. A USB Type-C power adaptor must see the RD pull-down dead battery resistors on the CC pins or it does not provide power on V_{BUS}. Since the TPS65982s dead battery resistors are isolated from the USB Type-C connector's CC pins, The TPD8S300s built in dead battery resistors must be connected. Short the RPD_G1 pin to the C_CC1 pin, and short the RPD_G2 pin to the C_CC2 pin.

Once the power adaptor sees the TPD8S300s dead battery resistors, it applies 5 V on the V_{BUS} pin. This provides power to the TPS65982, turning the PD controller on, and allowing the battery to begin to charge. However, this application requires 100 W charging in dead battery mode, so V_{BUS} at 20 V and 5 A is required. USB PD negotiation is required to accomplish this, so the TPS65982 needs to be able to communicate on the CC pins. This means the TPD8S300 needs to be turned on in dead battery mode as well so the TPD65982s PD controller can be exposed to the CC lines. To accomplish this, it is critical that the TPD8S300 is powered by the TPS65982s internal LDO, the LDO_3V3 pin. This way, when the TPS65982 receives power on V_{BUS} , the TPD8S300 is turned on simultaneously.

It is critical that the TPS65982s dead battery resistors are also connected to its CC pins for dead battery operation. Short the TPS65982s RPD_G1 pin to its C_CC1 pin, and its RPD_G2 pin to its C_CC2 pin. It is critical that the TPS65982s dead battery resistors are present; once the TPD8S300 receives power, removes its dead battery resistors and turns on its OVP FETs, RD pull-down resistors must be present on the CC line in order to guarantee the power adaptor stays connected. If RD is not present and the voltage on CC changes for more than 10 ms, the power adaptor interprets this as a disconnect and remove V_{BUS} .

Also, it is important that the TPS65982s dead battery resistors are present so it properly boots up in dead battery operation with the correct voltages on its CC pins.



Once this process has occurred, the TPS65982 can start negotiating with the power adaptor through USB PD for higher power levels, allowing 100-W operation in dead battery mode.

For more information on the TPD8S300 dead battery operation, see the *CC Dead Battery Resistors Integrated for Handling the Dead Battery Use Case in Mobile Devices* section in the description section of the datasheet. Also, see 8 32 for a waveform of the CC line when the TPD8S300 is turning on and exposing the TPS65982s dead battery resistors to the USB Type-C connector.

9.2.2.3 CC Line Capacitance

USB PD has a specification for the total amount of capacitance that is required for proper USB PD BMC operation on the CC lines. The specification from section 5.8.6 of the USB PD Specification is given below in 表 4.

表 4. USB PD cReceiver Specification

| NAME | DESCRIPTION | MIN | MAX | UNIT | COMMENT |
|-----------|-------------------------|-----|-----|------|---|
| cReceiver | CC receiver capacitance | 200 | 600 | pF | The DFP or UFP system shall have capacitance within this range when not transmitting on the line. |

Therefore, the capacitance on the CC lines must stay in between 200 pF and 600 pF when USB PD is being used. Therefore, the combination of capacitances added to the system by the TPS65982, the TPD8S300, and any external capacitor must fall within these limits. 表 5 shows the analysis involved in choosing the correct external CC capacitor for this system, and shows that an external CC capacitor is required.

表 5. CC Line Capacitor Calculation

| | | - | | |
|---|-----|-----|------|---|
| CC Capacitance | MIN | MAX | UNIT | COMMENT |
| CC line target capacitance | 200 | 600 | pF | From the <i>USB PD Specification</i> section (cReceiver, section 5.8.6). |
| TPS65982 capacitance | 70 | 120 | pF | From the TPS65982 Datasheet. |
| TPD8S300 capacitance | 60 | 120 | pF | From the <i>Electrical Characteristics</i> table. |
| Proposed capacitor GRM033R71E221KA01D | 110 | 330 | pF | CAP, CERM, 220 pF, 25 V, ±10%, X7R, 0201 (For min and max, assume ±50% capacitance change with temperature and voltage derating to be overly conservative). |
| TPS65982 + TPD8S300 + GRM033R71E221KA01D | 240 | 570 | pF | Meets USB PD cReceiver Specification |

9.2.2.4 Additional ESD Protection on CC and SBU Lines

If additional IEC ESD protection is desired to be placed on either the CC or SBU lines, it is important that high-voltage ESD protection diodes be used. The maximum DC voltage that can be seen in USB PD is 21-V_{BUS}, with 21.5 V allowed during voltage transitions. Therefore, an ESD protection diode must have a reverse stand off voltage higher than 21.5 V in order to guarantee the diode does not breakdown during a short-to-V_{BUS} event and have large amounts of current flowing through it indefinitely, destroying the diode. A reverse stand off voltage of 24 V is recommended to give margin above 21.5 V in case USB Type-C power adaptors are released in the market which break the USB Type-C specification.

Furthermore, due to the fact that the Short-to- V_{BUS} event applies a DC voltage to the CC and SBU pins, a deep-snap back diode cannot be used unless its minimum trigger voltage is above 42 V. During a Short-to- V_{BUS} event, RLC ringing of up to 2x the settling voltage can be exposed to CC and SBU, allowing for up to 42 V to be exposed. Furthermore, if any capacitor derates on the CC or SBU line, greater than 2x ringing can occur. Since this ringing is hard to bound, it is recommended to not use deep-snap back diodes. If the diode triggers during the short-to- V_{BUS} hot-plug event, it begins to operate in is conduction region. With a 20- V_{BUS} source present on the CC or SBU line, this allows the diode to conduct indefinitely, destroying the diode.

9.2.2.5 FLT Pin Operation

The FLT and OVP FET have specific timing parameters to allow different benefits depending on how the system designer desires the system to respond to a Short-to-V_{BUS} event.




Once a Short-to- V_{BUS} occurs on the C_CCx or C_SBUx pins, the \overline{FLT} pin is asserted in 20 μ s (typical) so the PD controller can be notified quickly. If V_{BUS} is being shorted to CC or SBU, it is recommended to respond to the event by forcing a detach in the USB PD controller to remove V_{BUS} from the port. Although the USB Type-C port using the TPD8S300 is not damaged, as the TPD8S300 provides protection from these events, the other device connected through the USB Type-C Cable or any active circuitry in the cable can be damaged. Although shutting the V_{BUS} off through a detach does not guarantee it stops the other device or cable from being damaged, it can mitigate any high current paths from causing further damage after the initial damage takes place. Additionally, even if the active cable or other device does have proper protection, the short-to- V_{BUS} event may corrupt a configuration in an active cable or in the other PD controller, so it is best to detach and reconfigure the port.

For UFPs, the TPD8S300 automatically forces a detach, removing the need to use the $\overline{\text{FLT}}$ pin if the only response required by your system during a short-to- V_{BUS} event is forcing a detach on the port. The TPD8S300 keeps its CC OVP FET OFF for at least 21 ms after a Short-to- V_{BUS} event occurs, causing the CC line voltage to change from is configuration value for more than 20 ms, forcing the PD controllers to detach. For DFPs, this operation cannot be guaranteed because of the parasitic diode in the OVP FET from CCx to C_CCx and from SBUx to C_SBUx. Therefore for DFPs, using the FLT pin recommended. For our application using the TPS65982 as a DRP, using the FLT pin is recommended.

9.2.2.6 How to Connect Unused Pins

If either the RPD_Gx pins or any of the Dx pins are unused in a design, they must be connected to GND.

9.2.3 Application Curves





10 Power Supply Recommendations

The VPWR pin provides power to all the circuitry in the TPD8S300. It is recommended a 1-µF decoupling capacitor is placed as close as possible to the VPWR pin. If USB PD is desired to be operated in dead battery conditions, it is critical that the TPD8S300 share the same power supply as the PD controller in dead battery boot-up (such as sharing the same dead battery LDO). See the CC Dead Battery Resistors Integrated for Handling the Dead Battery Use Case in Mobile Devices section for more details.



11 Layout

11.1 Layout Guidelines

Proper routing and placement is important to maintain the signal integrity the USB2.0, SBU, CC line signals. The following guidelines apply to the TPD8S300:

- Place the bypass capacitors as close as possible to the V_{PWR} pin, and ESD protection capacitor as close as
 possible to the V_{BIAS} pin. Capacitors must be attached to a solid ground. This minimizes voltage disturbances
 during transient events such as short-to-V_{BUS} and ESD strikes.
- The USB2.0 and SBU lines must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the C_CC1, C_CC2, C_SBU1, C_SBU2, D1, D2, D3, and D4 pins as well:

- The optimum placement for the device is as close to the connector as possible:
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TPD8S300 and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.
- It is best practice to not via up to the D1, D2, D3, and D4 pins from a trace routed on another layer. Rather, it
 is better to via the trace to the layer with the Dx pin, and to continue that trace on that same layer. See the
 ESD Protection Layout Guide application report, section 1.3 for more details.

11.2 Layout Example




图 34. TPD8S300 Typical Layout



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

《TPD8S300 评估模块用户指南》

12.2 接收文档更新通知

如需接收文档更新通知,请访问 ti.com 上的器件产品文件夹。请单击右上角的通知我 进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

USB Type-C is a trademark of USB Implementers Forum.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参阅左侧的导航栏。

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| TPD8S300RUKR | ACTIVE | WQFN | RUK | 20 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 8S30 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE MATERIALS INFORMATION

www.ti.com 12-Sep-2023

TAPE AND REEL INFORMATION



TAPE DIMENSIONS WHO WE HAVE THE STATE OF TH

| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPD8S300RUKR | WQFN | RUK | 20 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPD8S300RUKR | WQFN | RUK | 20 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

PACKAGE MATERIALS INFORMATION



www.ti.com 12-Sep-2023




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPD8S300RUKR | WQFN | RUK | 20 | 3000 | 367.0 | 367.0 | 35.0 |
| TPD8S300RUKR | WQFN | RUK | 20 | 3000 | 346.0 | 346.0 | 33.0 |

3 x 3, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)