







ISO6740, ISO6741, ISO6742 SLLSFJ6G – DECEMBER 2019 – REVISED FEBRUARY 2023

# ISO674x General-Purpose Reinforced Quad-Channel Digital Isolators with Robust EMC

# **1** Features

Texas

INSTRUMENTS

- Functional Safety-Capable
  - Documentation available to aid functional safety system design: ISO6740, ISO6741, ISO6742
- 50 Mbps data rate
- Robust isolation barrier:
  - High lifetime at 1500 V<sub>RMS</sub> working voltage
  - Up to 5000 V<sub>RMS</sub> isolation rating
  - Up to 10 kV surge capability
  - ±150 kV/µs typical CMTI
- Wide supply range: 1.71 V to 1.89 V and 2.25 V to 5.5 V
- 1.71 V to 5.5 V level translation
- Default output high (ISO674x) and low (ISO674xF) options
- Wide temperature range: –40°C to 125°C
- 1.6 mA per channel typical at 1 Mbps
- Low propagation delay: 11 ns typical
- Robust electromagnetic compatibility (EMC)
  - System-level ESD, EFT, and surge immunity
  - ±8 kV IEC 61000-4-2 contact discharge
  - protection across isolation barrier
  - Low emissions
- Wide-SOIC (DW-16) Package
- Safety-Related Certifications :
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - UL 1577 component recognition program
  - IEC 62368-1, IEC 61010-1, IEC 60601-1
  - GB 4943.1

# 2 Applications

- Power supplies
- · Grid, Electricity meter
- Motor drives
- Factory automation
- Building automation
- Lighting
- Appliances

# **3 Description**


The ISO674x devices are high-performance, quadchannel digital isolators ideal for cost-sensitive applications requiring up to 5000  $V_{RMS}$  isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC.

The ISO674x devices provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by TI's double capacitive silicon dioxide (SiO<sub>2</sub>) insulation barrier. These devices come with enable pins which can be used to put the respective outputs in high impedance for multi-master driving applications. The ISO6740 device has all four channels in the same direction, ISO6741 device has three forward and one reverse-direction channels, and ISO6742 device has two forward and two reversedirection channels. In the event of input power or signal loss, the default output is high for devices without suffix F and low for devices with suffix F. See Device Functional Modes section for further details.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
ISO6740, ISO6740F ISO6741, ISO6741F ISO6742, ISO6742F	SOIC (DW)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



V<sub>CCI</sub>=Input supply, V<sub>CCO</sub>=Output supply GNDI=Input ground, GNDO=Output ground

# Simplified Schematic

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Description Continued4
6 Pin Configuration and Functions5
7 Specifications7
7.1 Absolute Maximum Ratings7
7.2 ESD Ratings7
7.3 Recommended Operating Conditions8
7.4 Thermal Information9
7.5 Power Ratings9
7.6 Insulation Specifications10
7.7 Safety-Related Certifications11
7.8 Safety Limiting Values11
7.9 Electrical Characteristics—5-V Supply 12
7.10 Supply Current Characteristics—5-V Supply
7.11 Electrical Characteristics—3.3-V Supply14
7.12 Supply Current Characteristics—3.3-V Supply 15
7.13 Electrical Characteristics—2.5-V Supply
7.14 Supply Current Characteristics—2.5-V Supply 17
7.15 Electrical Characteristics—1.8-V Supply
7.16 Supply Current Characteristics—1.8-V Supply 19
7.17 Switching Characteristics—5-V Supply
7.18 Switching Characteristics—3.3-V Supply
7.19 Switching Characteristics—2.5-V Supply
7.20 Switching Characteristics—1.8-V Supply23

7.21 Insulation Characteristics Curves	. 24
7.22 Typical Characteristics	. 25
8 Parameter Measurement Information	.27
9 Detailed Description	29
9.1 Overview	. 29
9.2 Functional Block Diagram	. 29
9.3 Feature Description	
9.4 Device Functional Modes	
10 Application and Implementation	. 32
10.1 Application Information	
10.2 Typical Application	. 32
11 Power Supply Recommendations	36
12 Layout	
12.1 Layout Guidelines	. 37
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Documentation Support	
13.2 Receiving Notification of Documentation Updates.	
13.3 Support Resources	
13.4 Trademarks	
13.5 Electrostatic Discharge Caution	39
13.6 Glossary	39
14 Mechanical, Packaging, and Orderable	
Information	
14.1 Package Option Addendum	
14.2 Tape and Reel Information	41

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision F (May 2022) to Revision G (February 2023)	Page
•	Changed standard name from "DIN V VDE V 0884-11:2017-01" to "DIN EN IEC 60747-17 (VDE 0884-1	7)"
	throughout the document	1
•	Removed references to standard IEC/EN/CSA 60950-1 throughout the document	1
•	Removed standard revision and year references from all standard names thoughout the document	1
•	Added Maximum impulse voltage VIMP specification per DIN EN IEC 60747-17 (VDE 0884-17)	
•	Changed test conditions and values of Maximum surge isolation voltage (VIOSM) specification per DIN E	N IEC
	60747-17 (VDE 0884-17)	10
•	Clarified method b test conditions of Apparent charge (q <sub>PD</sub> )	10
•	Changed maximum surge isolation voltage from 6250 V <sub>PK</sub> to 10000 V <sub>PK</sub>	11
•	Changed working voltage lifetime margin from 87.5% to 50%, minimum required insulation lifetime from	37.5
	years to 30 years, and insulation lifetime per TDDB from 135 years to 36 years per DIN EN IEC 60747-	17
	(VDE 0884-17)	
•	Changed Figure 10-8 per DIN EN IEC 60747-17 (VDE 0884-17)	34

### Changes from Revision E (June 2021) to Revision F (May 2022)

Updated CMTI typical to 150 kV/us and minimum to 100 kV/us......7

#### Changes from Revision D (March 2021) to Revision E (June 2021)

### Page

Page



•	Updated Safety-Related Certification table. Updated switching characteristics tables with test conditions for "Default output delay time from input p loss" line item.	ower 7
•	Switched the labels for V <sub>CC1</sub> falling and V <sub>CC2</sub> rising in the graph legend of <i>Power Supply Undervoltage</i> <i>Threshold vs Free-Air Temperature</i>	
•	Updated Typical Application diagram to reflect 5.5Viso	
•	Updated Insulation Lifetime Projection Data image	
•	Updated SN6505A reference with SN6505B in Power Supply Recommendations	
	Changes from Revision C (January 2021) to Revision D (March 2021) Added ISO6742 data under Specifications	Page 7
•		
•	Added ISO6742 data under Specifications	7 Page

Changes from Revision * (August 2020) to Revision A (October 2020)	Page
Pre RTM adjustments	1

•	Pre-RTM adjustments	1



# **5** Description Continued

Used in conjunction with isolated power supplies, the ISO674x devices help prevent noise currents on data buses, such as UART, SPI, RS-485, RS-232, and CAN from damaging sensitive circuitry. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO674x devices has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO674x family of devices is available in a 16-pin SOIC wide-body (DW) package and is a pin-to-pin upgrade to the older generations.



# **6** Pin Configuration and Functions




Figure 6-1. ISO6740 DW Package 16-Pin SOIC-WB Top View





Figure 6-2. ISO6741 DW Package 16-Pin SOIC-WB Top View





Copyright © 2023 Texas Instruments Incorporated



	I	PIN		I/O	DESCRIPTION		
NAME	ISO6740	ISO6741	ISO6742	1/0	DESCRIPTION		
EN1	-	7	7	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.		
EN2	10	10	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.		
GND1	2, 8	2,8	2,8	—	Ground connection for V <sub>CC1</sub>		
GND2	9, 15	9,15	9,15	—	Ground connection for V <sub>CC2</sub>		
INA	3	3	3	I	Input, channel A		
INB	4	4	4	I	Input, channel B		
INC	5	5	12	I	Input, channel C		
IND	6	11	11	I	Input, channel D		
NC	7	-	-		Not connected		
OUTA	14	14	14	0	Output, channel A		
OUTB	13	13	13	0	Output, channel B		
OUTC	12	12	5	0	Output, channel C		
OUTD	11	6	6	0	Output, channel D		
V <sub>CC1</sub>	1	1	1	—	Power supply, side 1		
V <sub>CC2</sub>	16	16	16	—	Power supply, side 2		

### Table 6-1. Pin Functions



# **7** Specifications

Updated switching characteristics tables with test conditions for "Default output delay time from input power loss" line item

### 7.1 Absolute Maximum Ratings

See	(1	)
See	٠.	·

		MIN	MAX	UNIT
Supply voltage ((2))	V <sub>CC1</sub> to GND1	-0.5	6	V
	V <sub>CC2</sub> to GND2	-0.5	6	v
Input/Output Voltage	INx to GNDx	-0.5	V <sub>CCX</sub> + 0.5 ((3))	N/
	OUTx to GNDx	-0.5	V <sub>CCX</sub> + 0.5 ((3))	v
Output current	lo	-15	15	mA
Temperature	Operating junction temperature, $T_J$		150	°C
	Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values

(3) Maximum voltage must not exceed 6 V.

### 7.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge ESDA/JEDÉC JS-001, all pir Charged device model (CDM JEDEC specification JESD22 pins <sup>(2)</sup> Contact discharge per IEC 6	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±6000	
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(3)</sup> $^{(4)}$	±8000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.

(4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.



# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC1</sub> <sup>(1)</sup>	Supply Voltage Side 1	$V_{CC} = 1.8 V^{((3))}$	1.71		1.89	V
V <sub>CC1</sub> (1)	Supply Voltage Side 1	$V_{CC} = 2.5 \text{ V to } 5 \text{ V} ((3))$	2.25		5.5	V
V <sub>CC2</sub> <sup>(1)</sup>	Supply Voltage Side 2	V <sub>CC</sub> = 1.8 V <sup>((3))</sup>	1.71		1.89	V
V <sub>CC2</sub> <sup>(1)</sup>	Supply Voltage Side 2	V <sub>CC</sub> = 2.5 V to 5 V <sup>((3))</sup>	2.25		5.5	V
Vcc (UVLO+)	UVLO threshold when supply	voltage is rising		1.53	1.71	V
Vcc (UVLO-)	UVLO threshold when supply	voltage is falling	1.1	1.41		V
Vhys (UVLO)	Supply voltage UVLO hystere	sis	0.08	0.13		V
V <sub>IH</sub>	High level Input voltage		0.7 x V <sub>CCI</sub>		V <sub>CCI</sub>	V
V <sub>IL</sub>	Low level Input voltage		0		0.3 x V <sub>CCI</sub>	V
	High level output current	$V_{CCO} = 5 V^{((2))}$	-4			mA
		V <sub>CCO</sub> = 3.3 V	-2			mA
l <sub>он</sub>		V <sub>CCO</sub> = 2.5 V	-1			mA
		V <sub>CCO</sub> = 1.8 V	-1			mA
	Low level output current	V <sub>CCO</sub> = 5 V			4	mA
1		V <sub>CCO</sub> = 3.3 V			2	mA
OL		V <sub>CCO</sub> = 2.5 V			1	mA
		V <sub>CCO</sub> = 1.8 V			1	mA
DR	Data Rate		0		50	Mbps
T <sub>A</sub>	Ambient temperature		-40	25	125	°C

(1) V<sub>CC1</sub> and V<sub>CC2</sub> can be set independent of one another
(2) V<sub>CC1</sub> = Input-side V<sub>CC</sub>; V<sub>CC0</sub> = Output-side V<sub>CC</sub>
(3) The channel outputs are in undetermined state when 1.89 V < V<sub>CC1</sub>, V<sub>CC2</sub> < 2.25 V and 1.05 V < V<sub>CC1</sub>, V<sub>CC2</sub> < 1.71 V</li>



### 7.4 Thermal Information

		ISO674x	
	THERMAL METRIC <sup>((1))</sup>	DW (SOIC)	UNIT
		16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	73	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	36.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	40.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	17	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	39.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO6740	D					
PD	Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>1</sub> = 150°C, C <sub>1</sub> =			130.9	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	15 pF, Input a 25-MHz 50% duty cycle			33	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	square wave			97.9	mW
ISO674	1					
PD	Maximum power dissipation (both sides)	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_1 = 150^{\circ}\text{C}, \text{ C}_1 =$			134.9	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	15 pF, Input a 25-MHz 50% duty cycle			50.8	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	square wave			84.1	mW
ISO6742	2					
P <sub>D</sub>	Maximum power dissipation (both sides)	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, \text{ T}_1 = 150^{\circ}\text{C}, \text{ C}_1 =$			137.5	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	15 pF, Input a 25-MHz 50% duty cycle			68.75	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	square wave			68.75	mW



### 7.6 Insulation Specifications

DADAMETED			VALUE	···
	PARAMETER	TEST CONDITIONS	DW-16	
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	um
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	V
	Material group	According to IEC 60664-1	1	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	Overvoltage category per IEC 00004-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	]
DIN EN I	EC 60747-17 (VDE 0884-17) <sup>((2))</sup>			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test; See Figure 10-8	1500	V <sub>RMS</sub>
		DC voltage	2121	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}},$ t = 60 s (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}},$ t= 1 s (100% production)	7071	V <sub>PK</sub>
VIMP	Maximum impulse voltage <sup>((3))</sup>	Tested in air, 1.2/50-us waveform per IEC 62368-1	7692	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>((4))</sup>	V <sub>IOSM</sub> ≥ 1.3 x V <sub>IMP</sub> ; Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V <sub>PK</sub>
		$ \begin{array}{l} \mbox{Method a, After Input-output safety test subgroup 2/3,} \\ V_{ini} = V_{IOTM}, t_{ini} = 60 \ s; \\ V_{pd(m)} = 1.2 \ x \ V_{IORM}, t_m = 10 \ s \end{array} $	≤5	
q <sub>pd</sub>	Apparent charge <sup>((5))</sup>	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10$ s	≤5	рС
		Method b: At routine test (100% production) and preconditioning (type test); $V_{ini} = 1.2 \times V_{IOTM}$ , $t_{ini} = 1 s$ ; $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1 s$ (method b1) or $V_{pd(m)} = V_{ini}$ , $t_m = t_{ini}$ (method b2)	≤5	_
CIO	Barrier capacitance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 0.4 x sin (2πft), f = 1 MHz	~1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance <sup>(6)</sup>	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 125^{\circ}\text{C}$	>10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V <sub>ISO</sub>	Maximum withstanding isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification), V <sub>TEST</sub> = 1.2 x V <sub>ISO</sub> , t = 1 s (100% production)	5000	V <sub>RMS</sub>

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air to determine the surge immunity of the package.

(4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.

(5) Apparent charge is electrical discharge caused by a partial discharge (pd).



# 7.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1, IEC 61010-1 and IEC 60601	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1	Certified according to EN 61010-1 and EN 62368-1
Maximum transient isolation voltage, 7071 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> ; Maximum surge isolation voltage, 10000 V <sub>PK</sub>	$\begin{array}{l} 5000 \ V_{RMS} \ insulation \\ per \ CSA \ 62368-1, \ IEC \\ 62368-1, \ CSA \ 61010-1 \\ and \ IEC \ 61010-1, \ 1000 \\ V_{RMS} \ basic \ and \ 600 \\ V_{RMS} \ reinforced \ working \\ voltage \ (pollution \ degree \\ 2, \ material \ group \ I); \ 5000 \\ V_{RMS} \ insulation \ per \ CSA \\ 60601-1 \ and \ IEC \ 60601-1, \\ 2 \ MOPP \ for \ 250 \ V_{RMS} \end{array}$	Single protection, 5000 V <sub>RMS</sub>	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage	5000 $V_{RMS}$ reinforced insulation per EN 61010-1 and EN 62368-1 up to working voltage of 600 $V_{RMS}$ and EN 60950- 1 up to working voltage of 800 $V_{RMS}$
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC21001304083	Client ID number: 077311

### 7.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16	W-16 PACKAGE					
		$R_{\theta JA} = 73^{\circ}C/W, V_{I} = 5.5 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			311.4	mA
	Cofety input, output, or output, ourrent	$R_{\theta JA} = 73^{\circ}C/W, V_{I} = 3.6 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			475.7	
IS	Safety input, output, or supply current	$R_{\theta JA} = 73^{\circ}$ C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			622	mA
		$R_{\theta JA} = 73^{\circ}$ C/W, V <sub>I</sub> = 1.89 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			905.1	mA
Ps	Safety input, output, or total power	$R_{\theta JA} = 73^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			1712.4	mW
Τ <sub>S</sub>	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

exceeded. These limits vary with the ambient temperature,  $T_A$ . The junction-to-air thermal resistance,  $R_{0JA}$ , in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



### 7.9 Electrical Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA; See Figure 8-1	V <sub>CCO</sub> - 0.4 ((1))		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA; See Figure 8-1		0.4	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> <sup>(1)</sup>	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx		10	μA
IIL	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10		μA
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at ENx		28	uA
IIL	Low-level input current	V <sub>IL</sub> = 0 V at ENx	-28		uA
СМТІ	Common mode transient immunity	$V_I = V_{CC}$ or 0 V, $V_{CM} = 1200$ V; See Figure 8-4	100	150	kV/us
Ci	Input Capacitance <sup>(2)</sup>	$V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 2$ MHz, V <sub>CC</sub> = 5 V		2.8	pF



# 7.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	IS	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT
ISO6740			1				
			I <sub>CC1</sub>		1.6	2.2	
Supply current - DC signal			I <sub>CC2</sub>		2.1	3.4	
((2))	V <sub>I</sub> = 0 V (ISO6740); V <sub>I</sub> = V <sub>CC1</sub> (ISO6	740 with E suffix)	I <sub>CC1</sub>		5.8	8	
			I <sub>CC2</sub>		2.3	3.7	
	11	1 Mbps	I <sub>CC1</sub>		3.7	5.1	mA
			I <sub>CC2</sub>		2.4	3.8	mA
Supply current - AC signal	wave clock input; $C_L = 15 \text{ pr}$	10 Mbps	I <sub>CC1</sub>		3.8	5.3	
((3))			I <sub>CC2</sub>		4.8	6.4	
		50 Mbps	I <sub>CC1</sub>		4.4	6	
			I <sub>CC2</sub>		15	17.8	
ISO6741							
	$V_I = V_{CCI}$ <sup>((1))</sup> (ISO6741); $V_I = 0 V$ (ISO6741 with F suffix)		I <sub>CC1</sub>		1.9	2.8	
Supply current - DC signal			I <sub>CC2</sub>		2.2	3.5	
((2))	$V_{I}$ = 0 V (ISO6741); $V_{I}$ = $V_{CCI}$ (ISO6741 with F suffix)		I <sub>CC1</sub>		5.1	7.2	
			I <sub>CC2</sub>		3.4	5.1	
		1 Mbps	I <sub>CC1</sub>		3.6	5.1	mA
		1 Mibpa	I <sub>CC2</sub>		3	4.5	mA
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>		4.2	5.8	
((3))	wave clock input; $C_L = 15 \text{ pF}$	10 1000	I <sub>CC2</sub>		4.8	6.5	
		50 Mbps	I <sub>CC1</sub>		7.3	9.3	
		50 Mbps	I <sub>CC2</sub>		12.6	15.3	
ISO6742							
Supply current - DC signal <sup>((2))</sup>	$V_{I} = V_{CCI}$ ((1))(ISO6742); $V_{I} = 0 V$ (ISO6742 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>		2.2	3.3	
รางและ	V <sub>I</sub> = 0 V (ISO6742); V <sub>I</sub> = V <sub>CCI</sub> (ISO6	742 with F suffix)	I <sub>CC1</sub> , I <sub>CC2</sub>		4.4	6.3	
		1 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		3.4	5	mA
Supply current - AC signal <sup>((3))</sup>	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		4.7	6.4	
		50 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		10.2	12.5	



# 7.11 Electrical Characteristics—3.3-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2mA; See Figure 8-1	V <sub>CCO</sub> - 0.2 ((1))		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA; See Figure 8-1		0.2	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> <sup>(1)</sup>	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx		10	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10		μA
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at ENx		30	uA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at ENx	-30		uA
СМТІ	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V; See Figure 8-4	100	150	kV/us
Ci	Input Capacitance <sup>(2)</sup>	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} / \ 2 + 0.4 \times \sin(2\pi f t), \ f = 2 \\ MHz, \ V_{CC} = 3.3 \ V \end{array}$		2.8	pF



# 7.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT
ISO6740			1				
	$V_{I} = V_{CC1}$ ((1))(ISO6740); $V_{I} = 0 V$ (IS	SO6740 with F	I <sub>CC1</sub>		1.6	2.2	
Supply current - DC	suffix)		I <sub>CC2</sub>		2.1	3.3	
signal ((2))	V <sub>I</sub> = 0 V (ISO6740); V <sub>I</sub> = V <sub>CC1</sub> (ISO6	740 with E suffix)	I <sub>CC1</sub>		5.7	8	
			I <sub>CC2</sub>		2.3	3.6	
		1 Mbps	I <sub>CC1</sub>		3.7	5.1	mA
		Тибра	I <sub>CC2</sub>		2.4	3.7	ША
Supply current - AC	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.8	5.2	
signal <sup>((3))</sup>	wave clock input; C <sub>L</sub> = 15 pF	10 10003	I <sub>CC2</sub>		4	5.6	
		50 Mbps	I <sub>CC1</sub>		4.2	5.7	
		50 Mbps	I <sub>CC2</sub>		11.2	13.8	
ISO6741						·	
	$V_{I} = V_{CCI}$ ((1))(ISO6741); $V_{I} = 0 V$ (ISO6741 with F suffix)		I <sub>CC1</sub>		1.9	2.7	
Supply current - DC signal			I <sub>CC2</sub>		2.2	3.4	
((1))	$V_{I}$ = 0 V (ISO6741); $V_{I}$ = $V_{CCI}$ (ISO6741 with F suffix)		I <sub>CC1</sub>		5	7.1	
			I <sub>CC2</sub>		3.4	5.1	
		1 Mbps	I <sub>CC1</sub>		3.5	5	mA
			I <sub>CC2</sub>		2.9	4.4	ШA
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>		4	5.5	
((2))	wave clock input; $C_L = 15 \text{ pF}$		I <sub>CC2</sub>		4.2	5.8	
		50 Mbps	I <sub>CC1</sub>		6.1	8	
			I <sub>CC2</sub>		9.7	12.1	
ISO6742	1		1			1	
Supply current - DC signal <sup>((2))</sup>	$V_{I} = V_{CCI}$ ((1))(ISO6742); $V_{I} = 0 V$ (IS suffix)	O6742 with F	I <sub>CC1</sub> , I <sub>CC2</sub>		2.2	3.3	
siyilal	V <sub>I</sub> = 0 V (ISO6742); V <sub>I</sub> = V <sub>CCI</sub> (ISO6	742 with F suffix)	I <sub>CC1</sub> , I <sub>CC2</sub>		4.4	6.3	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3.4	4.9	4.9 mA 5.9 10.3
Supply current - AC signal <sup>((3))</sup>	All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		4.2	5.9	
		50 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		8.2	10.3	



# 7.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA; See Figure 8-1	V <sub>CCO</sub> - 0.1 ((1))		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1mA; See Figure 8-1		0.1	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> <sup>(1)</sup>	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx		10	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10		μA
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at ENx		30	uA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at ENx	-30		uA
СМТІ	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V; See Figure 8-4	100	150	kV/us
Ci	Input Capacitance <sup>(2)</sup>	$V_{I} = V_{CC} / 2 + 0.4 \times sin(2\pi ft), f = 2$ MHz, $V_{CC} = 2.5 V$		2.8	pF



# 7.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT
ISO6740							
	$V_I = V_{CC1} ((1)) (ISO6740); V_I = 0 V (ISO6740 with F suffix)$		I <sub>CC1</sub>		1.6	2.2	
Supply current - DC signal			I <sub>CC2</sub>		2.1	3.3	
((2))	V <sub>I</sub> = 0 V (ISO6740); V <sub>I</sub> = V <sub>CC1</sub> (ISO6	740 with E suffix)	I <sub>CC1</sub>		5.7	7.9	
			I <sub>CC2</sub>		2.3	3.6	
		1 Mbps	I <sub>CC1</sub>		3.7	5.1	mA
			I <sub>CC2</sub>		2.3	3.6	ШA
Supply current - AC	wave clock input; $C_L = 15 \text{ pr}$	10 Mbps	I <sub>CC1</sub>		3.7	5.1	
signal <sup>((3))</sup>		10 10003	I <sub>CC2</sub>		3.5	5.1	
		50 Mbps	I <sub>CC1</sub>		4.1	5.6	
			I <sub>CC2</sub>		9	11.2	
ISO6741							
	$V_I = V_{CCI}$ <sup>((1))</sup> (ISO6741); $V_I = 0 V$ (ISO6741 with F suffix)		I <sub>CC1</sub>		1.9	2.7	
Supply current - DC signal			I <sub>CC2</sub>		2.2	3.4	
((2))	$V_{I}$ = 0 V (ISO6741); $V_{I}$ = $V_{CCI}$ (ISO6741 with F suffix)		I <sub>CC1</sub>		5	7.1	
			I <sub>CC2</sub>		3.4	5.1	
		1 Mbps	I <sub>CC1</sub>		3.5	5	mA
		Тибра	I <sub>CC2</sub>		2.9	4.4	ШA
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.9	5.4	
((3))	wave clock input; C <sub>L</sub> = 15 pF		I <sub>CC2</sub>		3.8	5.4	
		50 Mbps	I <sub>CC1</sub>		5.5	7.2	
			I <sub>CC2</sub>		8.1	10.2	
ISO6742							
Supply current - DC signal	$V_{I} = V_{CCI}$ ((1))(ISO6742); $V_{I} = 0 V$ (ISO6742 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>		2.2	3.3	
× //	V <sub>I</sub> = 0 V (ISO6742); V <sub>I</sub> = V <sub>CCI</sub> (ISO6	742 with F suffix)	I <sub>CC1</sub> , I <sub>CC2</sub>		4.3	6.3	
		1 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		3.3	4.8	4.8 mA
Supply current - AC signal <sup>((3))</sup>	All channels switching with square wave clock input; $C_{I} = 15 \text{ pF}$	10 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		4	5.6	
		50 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		7	9	



# 7.15 Electrical Characteristics—1.8-V Supply

 $V_{CC1} = V_{CC2} = 1.8 \text{ V} \pm 5\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA; See Figure 8-1	V <sub>CCO</sub> - 0.1 ((1))		v
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1mA; See Figure 8-1		0.1	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> <sup>(1)</sup>	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>	·	V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCI}$ <sup>(1)</sup> at INx		10	μA
IIL	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10		μA
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCI}$ <sup>(1)</sup> at ENx		30	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at ENx	-30		μA
СМТІ	Common mode transient immunity	$V_I = V_{CC}$ or 0 V, $V_{CM} = 1200$ V; See Figure 8-4	100	150	kV/us
Ci	Input Capacitance <sup>(2)</sup>	$V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 2$ MHz, $V_{CC} = 1.8 V$		2.8	pF



# 7.16 Supply Current Characteristics—1.8-V Supply

 $V_{CC1} = V_{CC2} = 1.8 \text{ V} \pm 5\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT	
ISO6740			1				
	$V_{I} = V_{CC1} ((1))(ISO6740); V_{I} = 0 V (ISO6740 with F suffix)$		I <sub>CC1</sub>		1.2	1.8	
Supply current - DC			I <sub>CC2</sub>		2	3.4	
signal <sup>((2))</sup>	V 0.V. (ISO6740): V V	740 with E suffix)	I <sub>CC1</sub>		5.1	7.6	
	$V_I = 0 V (ISO6740); V_I = V_{CC1} (ISO6740 with F suffix)$		I <sub>CC2</sub>		2.2	3.7	
		1 Mbps	I <sub>CC1</sub>		3.1	4.7	mA
		Тибра	I <sub>CC2</sub>		2.2	3.7	ШA
Supply current - AC	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.2	4.8	
signal <sup>((3))</sup>	wave clock input; $C_L = 15 \text{ pF}$		I <sub>CC2</sub>		3.1	4.6	
		50 Mbps	I <sub>CC1</sub>		3.4	5.1	
			I <sub>CC2</sub>		7	8.9	
ISO6741		-					
	$V_{I} = V_{CCI}$ ((1))(ISO6741); $V_{I} = 0$ V (ISO6741 with F suffix)		I <sub>CC1</sub>		1.5	2.4	
Supply current - DC signal			I <sub>CC2</sub>		2	3.4	
((2))	$V_{I}$ = 0 V (ISO6741); $V_{I}$ = $V_{CCI}$ (ISO6741 with F suffix)		I <sub>CC1</sub>		4.5	6.9	
			I <sub>CC2</sub>		3.2	5	
	All channels switching with square	1 Mbps	I <sub>CC1</sub>		3.1	4.7	mA
			I <sub>CC2</sub>		2.7	4.3	
Supply current - AC signal		10 Mbps	I <sub>CC1</sub>		3.3	5	
((3))	wave clock input; $C_L = 15 \text{ pF}$		I <sub>CC2</sub>		3.4	5	
		50 Mbps	I <sub>CC1</sub>		4.5	6.3	
		50 Mbps	I <sub>CC2</sub>		6.4	8.3	
ISO6742		1	1			I	
Supply current - DC			I <sub>CC1</sub> , I <sub>CC2</sub>		1.9	3.1	
signal <sup>((2))</sup>			I <sub>CC1</sub> , I <sub>CC2</sub>		4	6.1	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3	4.7	mA
Supply current - AC signal <sup>((3))</sup>	All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3.5	5.2	
Signal ((***		50 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		5.6	7.6	



### 7.17 Switching Characteristics—5-V Supply

#### V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	@100kbps		11	18	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See Figure 8-1		0.2	7	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			6	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				6	ns
t <sub>r</sub>	Output signal rise time	See Figure 9.4		2.6	4.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 8-1		2.6	4.5	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			18.6	25.8	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output	-		18.6	25.8	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		14.2	21.1	ns
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO674x			14.2	21.1	ns
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 50 Mbps		1		ns

(1) Also known as pulse skew.

(2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.



# 7.18 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	@100kbps		11	18	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>	See Figure 8-1		0.5	7	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			6	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				7	ns
t <sub>r</sub>	Output signal rise time	See Figure 9.1		1.6	3.2	ns
t <sub>f</sub>	Output signal fall time	See Figure 8-1		1.6	3.2	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			23.2	34.4	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output	-		23.2	34.4	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		16.6	23	ns
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO674x			16.6	23	ns
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 50 Mbps		1		ns

(1) Also known as pulse skew.

(2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.



### 7.19 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	@100kbps		12	20.5	ns
PWD	Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $	See Figure 8-1		0.6	7.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			6	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				7	ns
t <sub>r</sub>	Output signal rise time	See Figure 9.4		2	4	ns
t <sub>f</sub>	Output signal fall time	See Figure 8-1		2	4	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			28.1	43	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			28.1	43	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		20.4	36.3	ns
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO674x			20.4	36.3	ns
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 50 Mbps		1		ns

(1) Also known as pulse skew.

(2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.



# 7.20 Switching Characteristics—1.8-V Supply

 $V_{CC1} = V_{CC2} = 1.8 \text{ V} \pm 5\%$  (over recommended operating conditions unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	@100kbps		15	24	ns
PWD	Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $	See Figure 8-1		0.7	8.2	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			6	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				8.8	ns
t <sub>r</sub>	Output signal rise time			2.7	5.3	ns
t <sub>f</sub>	Output signal fall time	See Figure 8-1		2.7	5.3	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			40.3	63	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			40.3	63	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO674x	See Figure 8-2		30	51.4	ns
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO674x	-		30	51.4	ns
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time VCC goes below 1.2V. See Figure 8-3		0.1	0.3	us
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 50 Mbps		1		ns
			1			

(1) Also known as pulse skew.

(2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.




# 7.21 Insulation Characteristics Curves






# 7.22 Typical Characteristics










# 8 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3ns, Z<sub>O</sub> = 50  $\Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. C<sub>L</sub> = 15 pF and includes instrumentation and fixture capacitance within ±20%.




Figure 8-1. Switching Characteristics Test Circuit and Voltage Waveforms


Copyright © 2016, Texas Instruments Incorporated

A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .

B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.


#### Figure 8-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform





- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.
- B. Power Supply Ramp Rate = 10 mV/ns

### Figure 8-3. Default Output Delay Time Test Circuit and Voltage Waveforms



A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.

#### Figure 8-4. Common-Mode Transient Immunity Test Circuit




# 9 Detailed Description

# 9.1 Overview

The ISO674x family of devices have an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The ISO674x devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 9-1, shows a functional block diagram of a typical channel.

# 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

# Figure 9-1. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 9-2 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 9-2. On-Off Keying (OOK) Based Modulation Scheme



# 9.3 Feature Description

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION <sup>(1)</sup>
ISO6740	4 Forward, 0 Reverse	50 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO6740F	4 Forward, 0 Reverse	50 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO6741	3 Forward, 1 Reverse	50 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO6741F	3 Forward, 1 Reverse	50 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO6742	2 Forward, 2 Reverse	50 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO6742F	2 Forward, 2 Reverse	50 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>

**-** . . . . . .

Table 9-1 provides an overview of the device features.

(1) See Safety-Related Certifications for detailed isolation ratings.

#### 9.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 32. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO674x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- · Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- · Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.



# 9.4 Device Functional Modes

Table 9-2 lists the functional modes for the ISO674x devices.

V <sub>CCI</sub> <sup>(1)</sup>	V <sub>cco</sub>	INPUT (INx) <sup>(3)</sup>	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS		
		Н	H or open	н	Normal Operation: A channel output assumes the logic state of its		
		L	H or open	L	input.		
PU	PU	Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO674x and <i>Low</i> for ISO674x with F suffix.		
х	PU	х	L	Z	A low value of output enable causes the outputs to be high- impedance.		
PD	PU	x	H or open	Default	Default mode: When $V_{CCI}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO674x and <i>Low</i> for ISO674x with F suffix. When $V_{CCI}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{CCI}$ transitions from powered-up to unpowered, channel output assumes the selected default state.		
х	PD	х	х	Undetermined	When $V_{CCO}$ is unpowered, a channel output is undetermined <sup>(2)</sup> . When $V_{CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input.		


#### Table 9-2. Function Table

 $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered up ( $V_{CC} \ge 1.71$  V); PD = Powered down ( $V_{CC} \le 1.05$  V); X = Irrelevant; H = High level; L = Low level ; Z = High Impedance (1)

(2)

The outputs are in undetermined state when 1.89 V <  $V_{CCI}$ ,  $V_{CCO}$  < 2.25 V and 1.05 V <  $V_{CCI}$ ,  $V_{CCO}$  < 1.71 V A strongly driven input signal can weakly power the floating  $V_{CC}$  through an internal protection diode and cause undetermined output (3)

#### 9.4.1 Device I/O Schematics







# 10 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### **10.1 Application Information**

The ISO674x devices are high-performance, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi master driving applications. The ISO674x devices use single-ended CMOS-logic switching technology. The supply voltage range is from 1.71 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within recommended operating conditions. As an example, it is possible to supply ISO674x  $V_{CC1}$  with 3.3 V (which is within 1.71 V to 5.5 V) and  $V_{CC2}$  with 5V (which is also within 1.71 V to 5.5 V). You can use the digital isolator as a logic-level translator in addition to providing isolation. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard.

# **10.2 Typical Application**

Figure 10-1 shows the isolated serial peripheral interface (SPI).




Figure 10-1. Isolated SPI for an Analog Input Module With 16 Inputs



#### **10.2.1 Design Requirements**

To design with these devices, use the parameters listed in Table 10-1.

PARAMETER	VALUE
Supply voltage, V <sub>CC1</sub> and V <sub>CC2</sub>	1.71 V to 1.89 V and 2.25 V to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 µF
Decoupling capacitor from $V_{CC2}$ and GND2	0.1 µF

#### **10.2.2 Detailed Design Procedure**

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO674x family of devices only require two external bypass capacitors to operate.





Figure 10-2. Typical ISO674x Circuit Hook-up



### **10.2.3 Application Curve**

The following typical eye diagrams of the ISO674x family of devices indicates low jitter and wide open eye at the maximum data rate of 50 Mbps.








Figure 10-3. Eye Diagram at 50 Mbps PRBS 2<sup>16</sup> – 1, Figure 10-4. Eye Diagram at 50 Mbps PRBS 2<sup>16</sup> – 1, 3.3 V and 25°C 5 V and 25°C









### 10.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 10-7 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 50% for lifetime which translates into minimum required insulation lifetime of 30 years at a working voltage that's 20% higher than the specified value.

Figure 10-8 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V<sub>RMS</sub> with a lifetime of 36 years. Other factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the component. The working voltage of DW-16 package is specified upto 1500 V<sub>RMS</sub>. At the lower working voltages, the corresponding insulation lifetime is much longer than 36 years.



Oven at 150 °C






Figure 10-8. Insulation Lifetime Projection Data



# **11 Power Supply Recommendations**

To help ensure reliable operation at data rates and supply voltages, a  $0.1-\mu$ F bypass capacitor is recommended at the input and output supply pins (V<sub>CC1</sub> and V<sub>CC2</sub>). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver. For industrial applications, please use Texas Instruments' SN6501 or SN6505B. For such applications, detailed power supply design and transformer selection recommendations are available in *SN6501 Transformer Driver for Isolated Power Supplies* or *SN6505B-Q1 Low-noise*, *1-A Transformer Drivers for Isolated Power Supplies*.



# 12 Layout

### 12.1 Layout Guidelines

A minimum of two layers is required to accomplish a cost optimized and low EMI PCB design. To further improve EMI, a four layer board can be used (see Figure 12-2). Layer stacking for a four layer board should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.


For detailed layout recommendations, refer to the Digital Isolator Design Guide.

#### 12.1.1 PCB Material


For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.




### 12.2 Layout Example



dissipate heat through PCB









### **13 Device and Documentation Support**

#### **13.1 Documentation Support**

#### **13.1.1 Related Documentation**

For related documentation, see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems application report
- Texas Instruments, ADS79xx 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs data sheet
- Texas Instruments, DAC161P997 Single-Wire 16-bit DAC for 4- to 20-mA Loops data sheet
- Texas Instruments, MSP430G2132Mixed Signal Microcontroller data sheet
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, TPS76333Low-Power 150-mA Low-Dropout Linear Regulators data sheet

#### **13.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




### 14.1 Package Option Addendum


#### **Packaging Information**

Orderable Device	Status <sup>(1)</sup>		Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(6)</sup>	MSL Peak Temp <sup>(3)</sup>		Device Marking <sup>(4) (5)</sup>
ISO6740DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6740
ISO6740FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6740F
ISO6741DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6741
ISO6741FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6741F
ISO6742DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6742
ISO6742FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	40 to 125	ISO6742F




#### 14.2 Tape and Reel Information






A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO6740DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6740FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1






Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO6740DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6740FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742FDWR	SOIC	DW	16	2000	367.0	367.0	45.0



# PACKAGE OUTLINE

#### SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not


- exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# **EXAMPLE BOARD LAYOUT**

DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




### **EXAMPLE STENCIL DESIGN**

### **DW0016B**

#### SOIC - 2.65 mm max height

SOIC





NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.




#### 14.2 Tape and Reel Information






A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO6740DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6740FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6741FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742DWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1
ISO6742FDWR	SOIC	DW	16	2000	330.0	24.4	10.9	10.7	2.7	12.0	24.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO6740DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6740FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6741FDWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742DWR	SOIC	DW	16	2000	367.0	367.0	45.0
ISO6742FDWR	SOIC	DW	16	2000	367.0	367.0	45.0






# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not


- exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



### **EXAMPLE BOARD LAYOUT**

# DW0016B

#### SOIC - 2.65 mm max height



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **EXAMPLE STENCIL DESIGN**

SOIC - 2.65 mm max height







NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.

# **DW 16**


# **GENERIC PACKAGE VIEW**

# SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






4224780/A



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)