





CC2662R-Q1

SWRS259A - DECEMBER 2020 - REVISED JUNE 2022

# CC2662R-Q1 SimpleLink™ Wireless BMS MCU

# 1 Features

Texas

## Wireless microcontroller

INSTRUMENTS

- Powerful 48-MHz Arm<sup>®</sup> Cortex<sup>®</sup>-M4 processor
- EEMBC CoreMark<sup>®</sup> score: 148
- 352KB flash program memory
- 256KB of ROM for protocols and library functions
- 8KB of cache SRAM
- 80KB of ultra-low leakage SRAM with parity for high-reliability operation
- 2-pin cJTAG and JTAG debugging
- Supports over-the-air upgrade (OTA)
- Programmable radio supporting SimpleLink™ WBMS

## Ultra-low power sensor controller

- Autonomous MCU with 4KB of SRAM
- Sample, store, and process sensor data
- Fast wake-up for low-power operation
- Software defined peripherals; capacitive touch, flow meter, LCD

## **Qualified for automotive application**

- AEC-Q100 qualified with the following results:
  - Device temperature grade 2: -40°C to +105°C ambient operating temperature range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C3
- Functional Safety Quality-Managed
  - Documentation available to aid functional safety system design

## Low power consumption

- MCU consumption:
  - 3.4 mA active mode, CoreMark<sup>®</sup>
  - 71 μA/MHz running CoreMark®
  - 0.94 µA standby mode, RTC, 80KB RAM
  - 0.15 µA shutdown mode, wake-up on pin
- Ultra low-power sensor controller consumption:
  - 31.9 µA in 2 MHz mode
  - 808.5 µA in 24 MHz mode
- Radio consumption
  - 6.9 mA RX
  - 7.3 mA TX at 0 dBm
  - 9.6 mA TX at +5 dBm

## Wireless protocol support

• SimpleLink<sup>™</sup> WBMS

#### High performance radio

- –92 dBm RX sensitivity for proprietary WBMS protocol
- Output power up to +5 dBm with temperature compensation

#### **Regulatory compliance**

- Suitable for systems targeting compliance with these standards:
  - ETSI EN 300 328, EN 300 440 Cat. 2 and 3
  - FCC CFR47 Part 15
  - ARIB STD-T66

#### **MCU** peripherals

- Digital peripherals can route to any of 31 GPIOs
- Four 32-bit or eight 16-bit general-purpose timers
- 12-bit ADC, 200 kSamples/s, 8 channels
- 8-bit DAC
- · Two comparators
- Two UART, Two SSI, I<sup>2</sup>C, I<sup>2</sup>S
- Real-time clock (RTC)
- · Integrated temperature and battery monitor

#### Security enablers

- AES 128- and 256-bit cryptographic accelerator
- · ECC and RSA public key hardware accelerator
- SHA2 Accelerator (full suite up to SHA-512)
- True random number generator (TRNG)

## Development tools and software

- CC2662RQ1-EVM-WBMS Development Kit
- SimpleLink™ WBMS Software Development Kit
- SmartRF™ Studio for simple radio configuration
- Sensor Controller Studio for building low-power sensing applications
- SysConfig system configuration tool

#### **Operating range**

- On-chip buck DC/DC converter
- 1.8-V to 3.63-V single supply voltage
- -40 to +105°C

#### Package

- 7-mm × 7-mm RGZ VQFN48 with wettable flanks (31 GPIOs)
- RoHS-compliant package

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# 2 Applications

# Wireless battery management system (BMS)Cable replacement

• Automotive

## **3 Description**

The SimpleLink<sup>™</sup> 2.4 GHz CC2662R-Q1 device is an AEC-Q100 compliant wireless microcontroller (MCU) targeting wireless automotive applications. The device is optimized for low-power wireless communication in applications such as battery management systems (BMS) and cable replacement. The highlighted features of this device include:

- Support for TI's SimpleLink wireless BMS (WBMS) protocol for robust, low latency and high throughput communication.
- Functional Safety Quality-Managed classification including TI quality-managed development process and forthcoming functional safety FIT rate calculation, FMEDA and functional safety documentation.
- AEC-Q100 qualified for Grade 2 temperature range (-40 °C to +105 °C) and is offered in a 7-mm x 7-mm VQFN package with wettable flanks.
- Low standby current of 0.94 µA with full RAM retention.
- Excellent radio link budget of 97 dBm.

The CC2662R-Q1 device is part of the SimpleLink<sup>™</sup> MCU platform, which consists of Wi-Fi<sup>®</sup>, *Bluetooth* Low Energy, Thread, Zigbee<sup>®</sup>, Sub-1 GHz MCUs, and host MCUs that all share a common, easy-to-use development environment and rich tool set. For more information, visit SimpleLink<sup>™</sup> MCU platform.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
CC2662R1FTWRGZRQ1	VQFN (48)	7.00 mm × 7.00 mm		

(1) For the most current part, package, and ordering information for all available devices, see the *Package Option Addendum* or see the TI website.



# 4 Functional Block Diagram




Figure 4-1. CC2662R-Q1 Block Diagram



# **Table of Contents**

1	Features1
2	Applications2
	Description2
4	Functional Block Diagram
5	Revision History4
	Device Comparison5
7	Terminal Configuration and Functions
	7.1 Pin Diagram – RGZ Package (Top View)6
	7.2 Signal Descriptions7
	7.3 Connections for Unused Pins and Modules8
8	Specifications
	8.1 Absolute Maximum Ratings9
	8.2 ESD Ratings
	8.3 Recommended Operating Conditions9
	8.4 Power Supply and Modules9
	8.5 Power Consumption - Power Modes 10
	8.6 Power Consumption - Radio Modes 11
	8.7 Nonvolatile (Flash) Memory Characteristics 11
	8.8 Thermal Resistance Characteristics 11
	8.9 Receive (RX)12
	8.10 Transmit (TX) 13
	8.11 Timing and Switching Characteristics
	8.12 Peripheral Characteristics18
	8.13 Typical Characteristics25
9	Detailed Description31
	9.1 Overview

9.2 System CPU	31
9.3 Radio (RF Core)	
9.4 Memory	
9.5 Sensor Controller	34
9.6 Cryptography	
9.7 Timers	
9.8 Serial Peripherals and I/O	
9.9 Battery and Temperature Monitor	37
9.10 µDMÁ	
9.11 Debug	
9.12 Power Management	
9.13 Clock Systems	
9.14 Network Processor	39
10 Application, Implementation, and Layout	40
10.1 Reference Designs	40
10.2 Junction Temperature Calculation	
11 Device and Documentation Support	
11.1 Device Nomenclature	42
11.2 Tools and Software	42
11.3 Documentation Support	45
11.4 Support Resources	46
11.5 Trademarks	46
11.6 Electrostatic Discharge Caution	46
11.7 Glossary	46
12 Mechanical, Packaging, and Orderable	
Information	47

# **5 Revision History**

С	hanges from Revision * (December 2020) to Revision A (June 2022)	Page
•	Updated numbering of sections, figures, and tables throughout the data sheet	1
•	Updated formatting throughout data sheet to match current documentation standards	1
•	Added PRODUCTION DATA	1



# 6 Device Comparison

		RADIO SUPPORT												PACKAGE SIZE				
Device	Sub-1 GHz Prop.	2.4GHz Prop.	Wireless M-Bus	Wi-SUN®	Sidewalk	Bluetooth® LE	ZigBee	Thread	Multiprotocol	+20 dBm PA	FLASH (KB)	RAM + Cache (KB)	GPIO	4 X 4 mm VQFN (24)	4 X 4 mm VQFN (32)	5 X 5 mm VQFN (32)	5 X 5 mm VQFN (40)	7 X 7 mm VQFN (48)
CC1310	Х		X								32-128	16-20 + 8	10-30		Х	Х		Х
CC1311R3	Х		X								352	32 + 8	22-30				Х	Х
CC1311P3	Х		X							Х	352	32 + 8	26					Х
CC1312R	Х		X	Х							352	80 + 8	30					Х
CC1312R7	Х		X	Х	Х				Х		704	144 + 8	30					Х
CC1352R	Х	Х	X	Х		X	Х	Х	Х		352	80 + 8	28					Х
CC1352P	Х	Х	X	Х		X	Х	Х	Х	Х	352	80 + 8	26					Х
CC1352P7	Х	Х	X	Х	Х	X	Х	Х	Х	Х	704	144 + 8	26	Х				Х
CC2340R2		Х				X	Х				256	28	12	Х			Х	
CC2340R5		X				X	Х	Х			512	36	12-26	х			х	
CC2340R5-Q1						X					512	36	19			Х		
CC2640R2F						X					128	20 + 8	10-31		Х	Х		Х
CC2642R						X					352	80 + 8	31					Х
CC2642R-Q1						X					352	80 + 8	31					Х
CC2651R3		Х				X	Х				352	32 + 8	23-31				Х	Х
CC2651P3		Х				X	Х			Х	352	32 + 8	22-26				Х	Х
CC2652R		Х				Х	Х	Х	Х		352	80 + 8	31					Х
CC2652RB		Х				X	Х	Х	Х		352	80 + 8	31					Х
CC2652R7		Х				X	Х	Х	Х		704	144 + 8	31					Х
CC2652P		Х				X	Х	Х	Х	Х	352	80 + 8	26					Х
CC2652P7		Х				Х	Х	Х	Х	Х	704	144 + 8	26					Х
CC2662R-Q1		Х									352	80 + 8	31					Х

# 7 Terminal Configuration and Functions

# 7.1 Pin Diagram – RGZ Package (Top View)




Figure 7-1. RGZ (7-mm × 7-mm) Pinout, 0.5-mm Pitch (Top View)

The following I/O pins marked in Figure 7-1 in **bold** have high-drive capabilities:

- Pin 10, DIO\_5
- Pin 11, DIO 6
- Pin 12, DIO\_7
- Pin 24, JTAG TMSC
- Pin 26, DIO 16
- Pin 27, DIO\_17

The following I/O pins marked in Figure 7-1 in *italics* have analog capabilities:

- Pin 36, DIO 23
- Pin 37, DIO 24
- Pin 38, DIO 25
- Pin 39, DIO 26
- Pin 40, DIO 27
- Pin 41, DIO\_28
- Pin 42, DIO 29
- Pin 43, DIO 30



# 7.2 Signal Descriptions

PIN		1/0	TYPE			
NAME NO.		I/O	TYPE	DESCRIPTION		
DCDC_SW	33	_	Power	Output from internal DC/DC converter <sup>(1)</sup>		
DCOUPL	23	_	Power	1.27-V regulated digital-supply (decoupling capacitor) <sup>(2)</sup>		
DIO_0	5	I/O	Digital	GPIO, Sensor Controller		
DIO_1	6	I/O	Digital	GPIO, Sensor Controller		
DIO_2	7	I/O	Digital	GPIO, Sensor Controller		
DIO_3	8	I/O	Digital	GPIO, Sensor Controller		
DIO_4	9	I/O	Digital	GPIO, Sensor Controller		
DIO_5	10	I/O	Digital	GPIO, Sensor Controller, high-drive capability		
DIO_6	11	I/O	Digital	GPIO, Sensor Controller, high-drive capability		
DIO_7	12	I/O	Digital	GPIO, Sensor Controller, high-drive capability		
DIO_8	14	I/O	Digital	GPIO		
DIO_9	15	I/O	Digital	GPIO		
DIO_10	16	I/O	Digital	GPIO		
DIO_11	17	I/O	Digital	GPIO		
DIO_12	18	I/O	Digital	GPIO		
DIO_13	19	I/O	Digital	GPIO		
DIO_14	20	I/O	Digital	GPIO		
DIO_15	21	I/O	Digital	GPIO		
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability		
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability		
DIO_18	28	I/O	Digital	GPIO		
DIO_19	29	I/O	Digital	GPIO		
DIO_20	30	I/O	Digital	GPIO		
DIO_21	31	I/O	Digital	GPIO		
DIO_22	32	I/O	Digital	GPIO		
DIO_23	36	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
DIO_24	37	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
DIO_25	38	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
DIO_26	39	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
DIO_27	40	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
DIO_28	41	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
DIO_29	42	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
DIO_30	43	I/O	Digital or Analog	GPIO, Sensor Controller, analog		
EGP	_	_	GND	Ground – exposed ground pad		
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability		
JTAG_TCKC	25	I	Digital	JTAG TCKC		
RESET_N	35	I	Digital	Reset, active low. No internal pullup resistor		
RF_P	1	_	RF	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX		
RF_N	2	—	RF	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX		
VDDR	45	_	Power	1.7-V to 1.95-V supply, must be powered from the internal DC/DC converter or the internal Global $\rm LDO^{(3)}$ $^{(2)}$		



## Table 7-1. Signal Descriptions – RGZ Package (continued)

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.		TIPE	DESCRIPTION
VDDR_RF	48	_	Power	1.7-V to 1.95-V supply, must be powered from the internal DC/DC converter or the internal Global $\rm LDO^{(4)}$ $^{(2)}$
VDDS	44	—	Power	1.8-V to 3.63-V main chip supply <sup>(1)</sup>
VDDS2	13	_	Power	1.8-V to 3.63-V DIO supply <sup>(1)</sup>
VDDS3	22	_	Power	1.8-V to 3.63-V DIO supply <sup>(1)</sup>
VDDS_DCDC	34	_	Power	1.8-V to 3.63-V DC/DC converter supply
X48M_N	46	_	Analog	48-MHz crystal oscillator pin 1
X48M_P	47	_	Analog	48-MHz crystal oscillator pin 2
X32K_Q1	3	_	Analog	32-kHz crystal oscillator pin 1
X32K_Q2	4	_	Analog	32-kHz crystal oscillator pin 2

(1) For more details, see the technical reference manual listed in Section 11.3.

(2) Do not supply external circuitry from this pin.

(3) If internal DC/DC converter is not used, this pin is supplied internally from the Global LDO.

(4) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the Global LDO.

## 7.3 Connections for Unused Pins and Modules

#### Table 7-2. Connections for Unused Pins

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE <sup>(1)</sup>	PREFERRED PRACTICE <sup>(1)</sup>
GPIO	DIO_n	5–12 14–21 26–32 36–43	NC or GND	NC
32.768-kHz crystal	X32K_Q1	3	NC	NC
52.700-KHZ Grystal	X32K_Q2	4		NO
DC/DC converter <sup>(2)</sup>	DCDC_SW	33	NC	NC
	VDDS_DCDC	34	VDDS	VDDS

(1) NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the VDDR decoupling capacitor must be connected and moved close to VDDR.



# 8 Specifications

## 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

			MIN	MAX	UNIT
VDDS <sup>(3)</sup>	Supply voltage		-0.3	4.1	V
	Voltage on any digital pir	(4) (5)	-0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscilla	tor pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	-0.3	VDDR + 0.3, max 2.25	V
		Voltage scaling enabled	-0.3		
Vin	Voltage on ADC input	Voltage scaling disabled, internal reference	-0.3	1.49	V
		Voltage scaling disabled, VDDS as reference	-0.3	VDDS / 2.9	
T <sub>stg</sub>	Storage temperature		-40	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground, unless otherwise noted.

(3) VDDS2 and VDDS3 must be at the same potential as VDDS.

(4) Including analog capable DIO.

(5) Injection current is not supported on any GPIO pin

## 8.2 ESD Ratings

				VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> <sup>(2)</sup>	All pins	VALUE           ±2000           ±500	V
V <sub>ESD</sub>		Charged device model (CDM), per AEC Q100-011 <sup>(3)</sup>	All pins	±500	V

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

## 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating ambient temperature range	-40	105	°C
Operating supply voltage (VDDS)	1.8	3.63	V
Rising supply voltage slew rate	0	100	mV/µs
Falling supply voltage slew rate <sup>(1)</sup>	0	20	mV/µs

 For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-µF VDDS input capacitor must be used to ensure compliance with this slew rate.

## 8.4 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TYP	UNIT
VDDS Power-on-Reset (POR) threshold		1.1 - 1.55	V
VDDS Brown-out Detector (BOD)	Rising threshold	1.77	V
VDDS Brown-out Detector (BOD), before initial boot <sup>(1)</sup>	Rising threshold	1.70	V
VDDS Brown-out Detector (BOD)	Falling threshold	1.75	V

(1) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET\_N pin



## 8.5 Power Consumption - Power Modes

When measured on the CC26x2REM-7ID-Q1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled unless otherwise noted.

PARAMETER		RAMETER TEST CONDITIONS TYP		UNIT
Core Curre	nt Consumption			
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150	nA
	Reset and Shuldown	Shutdown. No clocks running, no retention	150	ΠA
I <sub>core</sub>	Standby	RTC running, CPU, 80KB RAM and (partial) register retention. RCOSC_LF	0.94	μΑ
	without cache retention	RTC running, CPU, 80KB RAM and (partial) register retention XOSC_LF	1.09	μA
	Standby	RTC running, CPU, 80KB RAM and (partial) register retention. RCOSC_LF	3.2	μA
	with cache retention	RTC running, CPU, 80KB RAM and (partial) register retention. XOSC_LF	3.3	μA
	Idle	Supply Systems and RAM powered RCOSC_HF	675	μA
	Active	MCU running CoreMark at 48 MHz RCOSC_HF	3.39	mA
Peripheral	Current Consumption			
	Peripheral power domain	Delta current with domain enabled	97.7	
	Serial power domain	Delta current with domain enabled	7.2	
	RF Core	Delta current with power domain enabled, clock enabled, RF Core idle	210.9	
	μDMA	Delta current with clock enabled, module is idle	63.9	
	Timers	Delta current with clock enabled, module is idle <sup>(3)</sup>	81.0	
I <sub>peri</sub>	12C	Delta current with clock enabled, module is idle	10.8	μA
	12S	Delta current with clock enabled, module is idle	27.6	
	SSI	Delta current with clock enabled, module is idle	82.9	
	UART	Delta current with clock enabled, module is idle <sup>(1)</sup>	167.5	
	CRYPTO (AES)	Delta current with clock enabled, module is idle <sup>(2)</sup>	25.6	
	PKA	Delta current with clock enabled, module is idle	84.7	
	TRNG	Delta current with clock enabled, module is idle	35.6	
Sensor Co	ntroller Engine Consumption		·	
	Active mode	24 MHz, infinite loop	808.5	
ISCE	Low-power mode	2 MHz, infinite loop	31.9	μA

(1) Only one UART running

(2)

Only one SSI running Only one GPTimer running (3)



## 8.6 Power Consumption - Radio Modes

When measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V with DC/DC enabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	TYP	UNIT
Radio receive current	2440 MHz	6.9	mA
	0 dBm output power setting 2440 MHz	7.3	mA
Radio transmit current	+5 dBm output power setting 2440 MHz	9.6	mA

## 8.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V<sub>DDS</sub> = 3.0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			8		КВ
Supported flash erase cycles before failure, full bank <sup>(1)</sup>		30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(2)</sup>		60			k Cycles
Maximum number of write operations per row before sector erase <sup>(3)</sup>				83	Write Operations
Flash retention	105 °C	11.4			Years at 105 °C
Flash sector erase current	Average delta current		10.7		mA
Flash sector erase time <sup>(4)</sup>	Zero cycles		10		ms
Flash sector erase time <sup>(4)</sup>	30k cycles			4000	ms
Flash write current	Average delta current, 4 bytes at a time		6.2		mA
Flash write time	4 bytes at a time		21.6		μs

(1) A full bank erase is counted as a single erase cycle on each sector

(2) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles

(3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.

(4) This number is dependent on Flash aging and increases over time and erase cycles

## 8.8 Thermal Resistance Characteristics

		PACKAGE	
THERMAL METRIC <sup>(1)</sup>		RGZ (VQFN)	UNIT
		48 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	24.2	°C/W <sup>(2)</sup>
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	13.6	°C/W <sup>(2)</sup>
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.8	°C/W <sup>(2)</sup>
TLΨ	Junction-to-top characterization parameter	0.1	°C/W <sup>(2)</sup>
Ψјв	Junction-to-board characterization parameter	7.7	°C/W <sup>(2)</sup>
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.7	°C/W <sup>(2)</sup>

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

(2) °C/W = degrees Celsius per watt.



## 8.9 Receive (RX)

When measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
2 Mbps	· · · · ·			
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = $10^{-3}$	-92		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = $10^{-3}$	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-440 / 500)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-700 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer in channel, BER = $10^{-3}$	-7		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at $\pm 2$ MHz, Image frequency is at –2 MHz, BER = $10^{-3}$	8 / 4 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at $\pm 4$ MHz, BER = $10^{-3}$	33 / 31 <sup>(2)</sup>		dB
Selectivity, ±6 MHz or more <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at $\pm 6$ MHz or more, BER = $10^{-3}$	37 / 32 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at image frequency, BER = $10^{-3}$	4		dB
Selectivity, image frequency ±2 MHz <sup>(1)</sup>	Note that Image frequency + 2 MHz is the Co-channel. Wanted signal at –67 dBm, modulated interferer at $\pm 2$ MHz from image frequency, BER = $10^{-3}$	-7 / 36 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz	-16		dBm
Out-of-band blocking	2003 MHz to 2399 MHz	-21		dBm
Out-of-band blocking	2484 MHz to 2997 MHz	-15		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	-12		dBm
Intermodulation	Wanted signal at 2402 MHz, –64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level	-38		dBm
RSSI dynamic range		63		dB
RSSI Accuracy (+/-)		±4		dB

(1) Numbers given as I/C dB

(2) X / Y, where X is +N MHz and Y is -N MHz

(3) Excluding one exception at F<sub>wanted</sub> / 2



## 8.10 Transmit (TX)

All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN T	YP MAX	UNIT
General Parameters					
5dBm output power	Differential mode, delivered to a sing	erential mode, delivered to a single-ended 50 $\Omega$ load through a balun			dBm
Output power programmable range	Differential mode, delivered to a sing	ifferential mode, delivered to a single-ended 50 $\Omega$ load through a balun			dB
Spurious emissions a	nd harmonics				
	f < 1 GHz, outside restricted bands	+5 dBm setting	< -	-36	dBm
Sourieus emissione (1)	f < 1 GHz, restricted bands ETSI	+5 dBm setting	<	54	dBm
Spurious emissions <sup>(1)</sup>	f < 1 GHz, restricted bands FCC	+5 dBm setting	< -	-55	dBm
	f > 1 GHz, including harmonics	+5 dBm setting	< -	-42	dBm
Harmonics <sup>(1)</sup>	Second harmonic	+5 dBm setting	< -	-42	dBm
	Third harmonic	+5 dBm setting	< -	-42	dBm

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Category 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

## 8.11 Timing and Switching Characteristics

#### 8.11.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

#### 8.11.2 Wakeup Timing

Measured over operating free-air temperature with  $V_{DDS}$  = 3.0 V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active <sup>(1)</sup>		8	50 - 3000		μs
MCU, Shutdown to Active <sup>(1)</sup>		8	50 - 3000		μs
MCU, Standby to Active			160		μs
MCU, Active to Standby			36		μs
MCU, Idle to Active			14		μs

(1) The wakeup time is dependent on remaining charge on the VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again.



#### 8.11.3 Clock Specifications

#### 8.11.3.1 48 MHz Crystal Oscillator (XOSC\_HF)

Measured on the CC26x2REM-7ID-Q1 reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.<sup>(1)</sup>

	PARAMETER	MIN	ТҮР	MAX	UNIT
	Crystal frequency		48		MHz
ESR	Equivalent series resistance 6 pF < $C_L \leq 9 pF$		20	60	Ω
ESR	Equivalent series resistance 5 pF < $C_L \leq 6 pF$			80	Ω
L <sub>M</sub>	Motional inductance, relates to the load capacitance that is used for the crystal (CL in Farads) $^{(5)}$		< 0.3 × 10 <sup>-24</sup> / C <sub>L</sub> <sup>2</sup>		Н
CL	Crystal load capacitance <sup>(4)</sup>	5	7(3)	9	pF
	Start-up time <sup>(2)</sup>		200		μs

(1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.

(2) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

(3) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).

(4) Adjustable load capacitance is integrated within the device.

(5) The crystal manufacturer's specification must satisfy this requirement for proper operation.

#### 8.11.3.2 48 MHz RC Oscillator (RCOSC\_HF)

Measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1		%
Calibrated frequency accuracy <sup>(1)</sup>		±0.25		%
Start-up time		5		μs

(1) Accuracy relative to the calibration source (XOSC\_HF)

## 8.11.3.3 2 MHz RC Oscillator (RCOSC\_MF)

Measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		2		MHz
Start-up time		5		μs

#### 8.11.3.4 32.768 kHz Crystal Oscillator (XOSC\_LF)

Measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
ESR	Equivalent series resistance		30	100	kΩ
CL	Crystal load capacitance	6	7(1)	12	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.



#### 8.11.3.5 32 kHz RC Oscillator (RCOSC\_LF)

Measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

	MIN	TYP MA	X UNIT
Calibrated frequency		32.8 <sup>(1)</sup> <sup>(2)</sup>	kHz
Temperature coefficient		±50	ppm/C

(1) When using RCOSC\_LF as source for the low frequency system clock (SCLK\_LF), the accuracy of the SCLK\_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC\_LF relative to XOSC\_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

(2) The SIMPLELINK-WBMS-SDK does not use RCOSC\_LF, but XOSC\_LF.

## 8.11.4 Synchronous Serial Interface (SSI) Characteristics

## 8.11.4.1 Synchronous Serial Interface (SSI) Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETER NO.		PARAMETER	MIN	ТҮР	МАХ	UNIT
S1	t <sub>clk_per</sub>	SSIClk cycle time	12		65024	System Clocks <sup>(2)</sup>
S2 <sup>(1)</sup>	t <sub>clk_high</sub>	SSIClk high time		0.5		t <sub>clk_per</sub>
S3 <sup>(1)</sup>	t <sub>clk_low</sub>	SSICIk low time		0.5		t <sub>clk_per</sub>

(1) Refer to SSI timing diagrams Figure 8-1, Figure 8-2, and Figure 8-3.

(2) When using the TI-provided Power driver, the SSI system clock is always 48 MHz.




Figure 8-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement




Figure 8-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer






Figure 8-3. SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1

## 8.11.5 UART

## 8.11.5.1 UART Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud



## 8.12 Peripheral Characteristics

## 8.12.1 ADC

## Analog-to-Digital Converter (ADC) Characteristics

 $T_c = 25 \degree C$ ,  $V_{DDS} = 3.0 V$  and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Input voltage range		0	VDDS	V
	Resolution		12		Bits
	Sample rate			200	kSamples/s
	Offset	Internal 4.3 V equivalent reference <sup>(2)</sup>	-0.24		LSB
	Gain error	Internal 4.3 V equivalent reference <sup>(2)</sup>	7.14		LSB
DNL <sup>(4)</sup>	Differential nonlinearity		>–1		LSB
NL	Integral nonlinearity		±4		LSB
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	9.8		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone, DC/DC enabled	9.8		
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	10.1		
ENOB	Effective number of bits	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	11.1		Bits
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 600 Hz input tone <sup>(5)</sup>	11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 150 Hz input tone <sup>(5)</sup>	11.6		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	-65		
THD	Total harmonic distortion	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	-70		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	-72		
	Signal-to-noise	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	60		
SINAD, SNDR	and	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	63		dB
	distortion ratio	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	68		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	70		
SFDR	Spurious-free dynamic range	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	73		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	75		
	Conversion time	Serial conversion, time-to-output, 24 MHz clock	50		clock-cycles
	Current consumption	Internal 4.3 V equivalent reference <sup>(2)</sup>	0.42		mA
	Current consumption	VDDS as reference	0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/ offset compensation factors stored in FCFG1	4.3 <sup>(2) (3)</sup>		V
	Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: $V_{ref} = 4.3 V \times 1408 / 4095$	1.48		V
	Reference voltage	VDDS as reference, input voltage scaling enabled	VDDS		V
	Reference voltage	VDDS as reference, input voltage scaling disabled	VDDS / 2.82 <sup>(3)</sup>		V
	Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time	>1		MΩ

(1) Using IEEE Std 1241-2010 for terminology and test methods



- Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V (2)
- Applied voltage must be within Absolute Maximum Ratings (see Section 8.1 ) at all times (3)
- (4) (5)
- No missing codes ADC\_output =  $\sum (4^n \text{ samples}) >> n,n = \text{desired extra bits}$



## 8.12.2 DAC

# **8.12.2.1 Digital-to-Analog Converter (DAC) Characteristics** $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
3enera	I Parameters	1				
	Resolution			8		Bits
/ <sub>DDS</sub>	Supply voltage	Any load, any $V_{REF}$ , pre-charge OFF, DAC charge-pump ON	1.8		3.63	V
005	Supply voltage	Any load, V <sub>REF</sub> = DCOUPL, pre-charge ON	2.6		3.63	v
DAC	Clock frequency	Buffer OFF (internal load)	16		1000	kHz
	Voltage output settling time	V <sub>REF</sub> = VDDS, buffer OFF, internal load		13		1 / F <sub>DAC</sub>
nternal	I Load - Continuous Time Com	parator / Low Power Clocked Comparator				
ONL	Differential nonlinearity	$V_{REF}$ = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator $F_{DAC}$ = 250 kHz		±1		LSB <sup>(1)</sup>
	Differential nonlinearity	$V_{REF}$ = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator $F_{DAC}$ = 16 kHz		±1.2		LOD
		V <sub>REF</sub> = VDDS= 3.63 V		±0.67		
	Offset error <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 3.0 V		±0.81		
	Load = Continuous Time	V <sub>REF</sub> = VDDS = 1.8 V		±1.27		LSB <sup>(1)</sup>
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±3.43		
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±2.88		
		V <sub>REF</sub> = VDDS = 3.63 V		±0.77		
	Offset error <sup>(2)</sup>	V <sub>REF</sub> = VDDS = 3.0 V		±0.77		
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = VDDS= 1.8 V		±3.46		LSB <sup>(1)</sup>
		V <sub>REF</sub> = DCOUPL, pre-charge ON		±3.44		
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±4.70		
		V <sub>REF</sub> = VDDS = 3.63 V		±1.61		
	Max code output voltage	V <sub>REF</sub> = VDDS = 3.0 V		±1.71		
	variation <sup>(2)</sup> Load = Continuous Time	V <sub>REF</sub> = VDDS= 1.8 V		±2.10		LSB <sup>(1)</sup>
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±6.00		
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±3.85		
		V <sub>REF</sub> =VDDS= 3.63 V		±2.92		
	Max code output voltage	V <sub>REF</sub> =VDDS= 3.0 V		±3.06		
	variation <sup>(2)</sup> Load = Low Power Clocked	V <sub>REF</sub> = VDDS= 1.8 V		±3.91		LSB <sup>(1)</sup>
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±7.84		
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±4.06		
		V <sub>REF</sub> = VDDS= 3.63 V, code 1		0.03		
		V <sub>REF</sub> = VDDS= 3.63 V, code 255		3.46		
		V <sub>REF</sub> = VDDS= 3.0 V, code 1		0.02		
		V <sub>REF</sub> = VDDS= 3.0 V, code 255		2.86		
	Output voltage range <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 1.8 V, code 1		0.01		
	Load = Continuous Time Comparator	V <sub>REF</sub> = VDDS = 1.8 V, code 255		1.71		V
		V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1		0.01		
		V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255		1.21		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1		1.27		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255		2.46		



#### $T_c$ = 25 °C, $V_{DDS}$ = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V <sub>REF</sub> = VDDS= 3.63 V, code 1		0.03		
	V <sub>REF</sub> = VDDS= 3.63 V, code 255		3.46		
	V <sub>REF</sub> = VDDS= 3.0 V, code 1		0.02		
	V <sub>REF</sub> = VDDS= 3.0 V, code 255		2.85		
Output voltage range <sup>(2)</sup> Load = Low Power Clocked	V <sub>REF</sub> = VDDS = 1.8 V, code 1		0.01		V
Comparator	V <sub>REF</sub> = VDDS = 1.8 V, code 255		1.71		v
	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1		0.01		
	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255		1.21		
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1		1.27		
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255		2.46		

1 LSB (V<sub>REF</sub> 3.63 V/3.0 V/1.8 V/DCOUPL/ADCREF) = 13.44 mV/11.13 mV/6.68 mV/4.67 mV/5.48 mV
 Includes comparator offset

21



## 8.12.3 Temperature and Battery Monitor

## 8.12.3.1 Temperature Sensor

Measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40 °C to 0 °C		±4.0		°C
Accuracy	0 °C to 105 °C		±2.5		°C
Supply voltage coefficient <sup>(1)</sup>			4.1		°C/V

(1) The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

#### 8.12.3.2 Battery Monitor

Measured on the CC26x2REM-7ID-Q1 reference design with  $T_c = 25$  °C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.63	V
Integral nonlinearity (max)			28	72	mV
Accuracy	VDDS = 3.0 V		22.5		mV
Offset error			-32		mV
Gain error			-1.3		%



## 8.12.4 Comparators

#### 8.12.4.1 Continuous Time Comparator

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range <sup>(1)</sup>		0		V <sub>DDS</sub>	V
Offset	Measured at V <sub>DDS</sub> / 2		±5		mV
Decision time	Step from –10 mV to 10 mV		0.78		μs
Current consumption	Internal reference		8.6		μA

(1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC

#### 8.12.4.2 Low-Power Clocked Comparator

 $T_c = 25 \text{ °C}, V_{DDS} = 3.0 \text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		V <sub>DDS</sub>	V
Clock frequency			SCLK_LF		
Internal reference voltage <sup>(1)</sup>	Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255	0.024 - 2.865			V
Offset	Measured at $V_{DDS}$ / 2, includes error from internal DAC		±5		mV
Decision time	Step from –50 mV to 50 mV	1			Clock Cycle

(1) The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See DAC Characteristics

#### 8.12.5 Current Source

#### 8.12.5.1 Programmable Current Source

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current source programmable output range (logarithmic range)			0.25 - 20		μA
Resolution			0.25		μA



## 8.12.6 GPIO

# 8.12.6.1 GPIO DC Characteristics


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 1.8 V					
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only	1.44			V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only			0.36	V
GPIO VOH at 4 mA load	IOCURR = 1	1.44			V
GPIO VOL at 4 mA load	IOCURR = 1			0.36	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	32	68	110	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	11	18.5	39	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	0.72	1.08	1.17	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	0.54	0.72	0.87	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points		0.36	0.51	V
GPIO minimum VIH	Lowest GPIO input voltage reliably interpreted as 1.17				V
GPIO maximum VIL	Highest GPIO Input voltage reliably interpreted as Low			0.63	V
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.0 V	- · · · ·				
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only	2.4			V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only			0.6	V
GPIO VOH at 4 mA load	IOCURR = 1	2.4			V
GPIO VOL at 4 mA load	IOCURR = 1			0.6	V
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.63 V	· · ·				
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only	2.9			V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only			0.6	V
GPIO VOH at 4 mA load	IOCURR = 1 2.9				V
GPIO VOL at 4 mA load	IOCURR = 1			0.6	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	135	264	380	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	64	102	178	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.52	1.90	2.21	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.14	1.48	1.83	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points0.380.42		0.42	1.07	V
GPIO minimum VIH	Lowest GPIO input voltage reliably interpreted as a High	2.47			V
GPIO maximum VIL	Highest GPIO input voltage reliably interpreted as a Low			1.33	V



## 8.13 Typical Characteristics


All measurements in this section are done with  $T_c = 25$  °C and  $V_{DDS} = 3.0$  V, unless otherwise noted. See Section 8.3 for device limits. Values exceeding these limits are for reference only.

#### 8.13.1 MCU Current





## 8.13.2 RX Current





## 8.13.3 TX Current





Table 8-1 shows typical TX	current and outpu	it nower for different	output power cottings
Table 0-1 Shows typical 17	Current and Outpu	at power for unlerent	output power settings.

CC2662R-Q1 at 2.4 GHz, VDDS = 3.0 V (Measured on CC2652REM-7ID-Q1)						
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]			
0x7217	5	5.4	9.4			
0x4E63	4	4.1	8.5			
0x385D	3	3.0	8.1			
0x3259	2	1.9	7.5			
0x2856	1	1.0	7.1			
0x2853	0	-0.4	6.5			
0x12D6	-5	-5.4	5.7			
0x0ACF	-10	-10.4	5.2			
0x06CA	-15	-15.2	4.8			
0x04C6	-20	-20.6	4.6			

#### Table 8-1. Typical TX Current and Output Power




#### 8.13.4 RX Performance






#### 8.13.5 TX Performance





## 8.13.6 ADC Performance





# 9 Detailed Description

## 9.1 Overview

Figure 4-1 shows the core modules of the CC2662R-Q1 device.

## 9.2 System CPU

The CC2662R-Q1 SimpleLink<sup>™</sup> Wireless MCU contains an Arm<sup>®</sup> Cortex<sup>®</sup>-M4F system CPU, which runs the application and the higher layers of the Wireless BMS protocol stack.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- · ARMv7-M architecture optimized for small-footprint embedded applications
- Arm Thumb<sup>®</sup>-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- Fast code execution permits increased sleep mode time
- · Deterministic, high-performance interrupt handling for time-critical applications
- Single-cycle multiply instruction and hardware divide
- · Hardware division and fast digital-signal-processing oriented multiply accumulate
- Saturating arithmetic for signal processing
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- Memory Protection Unit (MPU) for safety-critical applications
- Full debug with data matching for watchpoint generation
  - Data Watchpoint and Trace Unit (DWT)
  - JTAG Debug Access Port (DAP)
  - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
  - Instrumentation Trace Macrocell Unit (ITM)
  - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8-KB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- 48 MHz operation
- 1.25 DMIPS per MHz



## 9.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF Core offers a high level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF Core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power consumption and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) upgrades while still using the same silicon.



## 9.4 Memory

The up to 352-KB nonvolatile (Flash) memory provides storage for code and data. The flash memory is in-system programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to five 16-KB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8-KB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4-KB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which frees up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.



## 9.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user programmable with a simple programming language that has a syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- · Flexibility data can be read and processed in unlimited manners while still
- 2 MHz low-power mode enables lowest possible handling of digital sensors
- · Dynamic reuse of hardware resources
- · 40-bit accumulator supporting multiplication, addition and shift
- Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- · Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I<sup>2</sup>C (UART and I<sup>2</sup>C are bit-banged)
- Capacitive sensing
- Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The Sensor Controller peripherals include the following:

- The low-power clocked comparator can be used to wake the system CPU from any state in which the comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital converter, and a comparator. The continuous time comparator in this block can also be used as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive sensing.
- The ADC is a 12-bit, 200-ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- The analog modules can connect to up to eight different GPIOs
- · Dedicated SPI Controller with up to 6 MHz clock speed

The Sensor Controller peripherals can also be controlled from the main application processor.



## 9.6 Cryptography

The CC2662R-Q1 device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- True Random Number Generator (TRNG) module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512
- Advanced Encryption Standard (AES) with 128 and 256 bit key lengths
- **Public Key Accelerator** Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits and RSA key pair generation up to 1024 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

- Key Agreement Schemes
  - Elliptic curve Diffie-Hellman with static or ephemeral keys (ECDH and ECDHE)
  - Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)
- Signature Generation
  - Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- Curve Support
  - Short Weierstrass form (full hardware support), such as:
    - NIST-P224, NIST-P256, NIST-P384, NIST-P521
    - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
    - secp256r1
    - Montgomery form (hardware support for multiplication), such as:
    - Curve25519
- SHA2 based MACs
  - HMAC with SHA224, SHA256, SHA384, or SHA512
- Block cipher mode of operation
  - AESCCM
  - AESGCM
  - AESECB
  - AESCBC
  - AESCBC-MAC
- True random number generation

Other capabilities, such as RSA encryption and signatures as well as Edwards type of elliptic curves such as Curve1174 or Ed25519, can also be implemented using the provided hardware accelerators but are not part of the TI SimpleLink SDK for the CC2662R-Q1 device.



## 9.7 Timers

A large selection of timers are available as part of the CC2662R-Q1 device. These timers are:

#### • Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32 kHz low frequency system clock (SCLK\_LF) This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the RCOSC\_LF as the low frequency system clock. If an external LF clock with frequency different from 32.768 kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

### • General-Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either 4× 32 bit timers or 8× 16 bit timers, all running on up to 48 MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. The GPTIMERs are available in Active and Idle power modes.

## Sensor Controller Timers

The Sensor Controller contains 3 timers:

AUX Timer 0 and 1 are 16-bit timers with a 2<sup>N</sup> prescaler. Timers can either increment on a clock or on each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24 MHz, 2 MHz or 32 kHz independent of the Sensor Controller functionality. There are 4 capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

#### Radio Timer

A multichannel 32-bit timer running at 4 MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when running the accurate 48 MHz high frequency crystal as the source of SCLK\_HF.

## Watchdog timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt to and reset of the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5 MHz clock rate and cannot be stopped once enabled. The watchdog timer pauses to run in Standby power mode and when a debugger halts the device.



### 9.8 Serial Peripherals and I/O

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI Controller and Peripheral up to 4 MHz. The SSI modules support configurable phase and polarity.

The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baudrate generation up to a maximum of 3 Mbps.

The I<sup>2</sup>S interface is used to handle digital audio and can also be used to interface pulse-density modulation microphones (PDM).

The I<sup>2</sup>C interface is also used to communicate with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle 100 kHz and 400 kHz operation, and can serve as both Controller and Target.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in Section 7. All digital peripherals can be connected to any digital pin on the device.

For more information, see the CC13x2, CC26x2 SimpleLink™ Wireless MCU Technical Reference Manual.

#### 9.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC2662R-Q1 device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

#### 9.10 µDMA

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform a transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- · Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits
- Ping-pong mode for continuous streaming of data

#### 9.11 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface. The device boots by default into cJTAG mode and must be reconfigured to use 4-pin JTAG.



### 9.12 Power Management

To minimize power consumption, the CC2662R-Q1 supports a number of power modes and power management features (see Table 9-1).

Table 9-1. Power Modes										
MODE	SOFT	RESET PIN								
	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD					
CPU	Active	Off	Off	Off	Off					
Flash	On	Available	Off	Off	Off					
SRAM	On	On	Retention	Off	Off					
Supply System	On	On	Duty Cycled	Off	Off					
Register and CPU retention	Full	Full	Partial	No	No					
SRAM retention	Full	Full	Full	No	No					
48 MHz high-speed clock (SCLK_HF)	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off					
2 MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off					
32 kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off					
Peripherals	Available	Available	Off	Off	Off					
Sensor Controller	Available	Available	Available	Off	Off					
Wake-up on RTC	Available	Available	Available	Off	Off					
Wake-up on pin edge	Available	Available	Available	Available	Off					
Wake-up on reset pin	On	On	On	On	On					
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off					
Power-on reset (POR)	On	On	On	Off	Off					
Watchdog timer (WDT)	Available	Available	Paused	Off	Off					

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the CPU and all of the peripherals that are currently enabled. The system clock can be any available clock source (see Table 9-1).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.



The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Interface independently of the system CPU. This means that the system CPU does not have to wake up, for example to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

#### Note

The power, RF and clock management for the CC2662R-Q1 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC2662R-Q1 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS, device drivers, and examples are offered free of charge in source code.

### 9.13 Clock Systems

The CC2662R-Q1 device has several internal system clocks.

The 48 MHz SCLK\_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48 MHz RC Oscillator (RCOSC\_HF) or an external 48 MHz crystal (XOSC\_HF). Radio operation requires an external 48 MHz crystal.

SCLK\_MF is an internal 2 MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK\_MF clock is always driven by the internal 2 MHz RC Oscillator (RCOSC\_MF).

SCLK\_LF is the 32.768 kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK\_LF can be driven by the internal 32.8 kHz RC Oscillator (RCOSC\_LF), a 32.768 kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32 kHz SCLK\_LF signal to other devices, thereby reducing the overall system cost. Note that the SDK relies on a 32.768 kHz crystal (XOSC\_LF) being used.

### 9.14 Network Processor

Depending on the product configuration, the CC2662R-Q1 device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.



## 10 Application, Implementation, and Layout

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

For general design guidelines and hardware configuration guidelines, refer to CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report.

### **10.1 Reference Designs**

The following reference designs should be followed closely when implementing designs using the CC2662R-Q1 device.

Special attention must be paid to RF component placement, decoupling capacitors and DC/DC regulator components, as well as ground connections for all of these.

CC26x2REM-7ID-Q1 Design Files	The CC26x2REM-7ID-Q1 reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document.
CC2662RQ1-EVM-WBMS Design Files	The CC2662RQ1-EVM-WBMS Design Files contain detailed schematics and layouts to build application specific boards using the CC2662R-Q1 device.
Sub-1 GHz and 2.4 GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag	<ul> <li>The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas covering frequencies from 169 MHz to 2.4 GHz, including:</li> <li>PCB antennas</li> <li>Helical antennas</li> <li>Chip antennas</li> <li>Dual-band antennas for 868 MHz and 915 MHz combined with 2.4 GHz</li> </ul>
	The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.



#### **10.2 Junction Temperature Calculation**

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see Semiconductor and IC Package Thermal Metrics.

There are three recommended ways to derive the junction temperature from other measured temperatures:

1. From package temperature:

$$T_J = \psi_{\rm JT} \times P + T_{\rm case} \tag{1}$$

2. From board temperature:

$$T_J = \psi_{\rm JB} \times P + T_{\rm board} \tag{2}$$

3. From ambient temperature:

$$T_I = R_{\Theta IA} \times P + T_A \tag{3}$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in Section 8.8.

#### Example:

Using Equation 3, the temperature difference between ambient temperature and junction temperature is calculated. In this example, we assume a simple use case where the radio is transmitting continuously at 0 dBm output power. Let us assume the ambient temperature is 105 °C and the supply voltage is 3 V. To calculate P, we need to look up the current consumption for Tx at 105 °C in . From the plot, we see that the current consumption is 7.9 mA. This means that P is 7.9 mA × 3 V = 23.7 mW.

The junction temperature is then calculated as:

$$T_I = 23.0^{\circ}C/_W \times 23.7mW + T_A = 0.5^{\circ}C + T_A \tag{4}$$

As can be seen from the example, the junction temperature will be 0.5 °C higher than the ambient temperature when running continuous Tx at 105 °C.

For various application use cases current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, etc. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in Measuring CC13xx and CC26xx current consumption.



## 11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

#### **11.1 Device Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and/or datecode. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, XCC2662R-Q1 is in preview; therefore, an X prefix/identification is assigned).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RGZ*).

For orderable part numbers of *CC2662R-Q1* devices in the RGZ (7-mm x 7-mm) package type, see the *Package Option Addendum* of this document, the Device Information in Section 3, the TI website (www.ti.com), or contact your TI sales representative.




Figure 11-1. Device Nomenclature

#### **11.2 Tools and Software**

The CC2662R-Q1 device is supported by a variety of software and hardware development tools.

#### **Development Kit**

#### CC2662RQ1-EVM-WBMS Development Kit

The SimpleLink CC2662RQ1-EVM-WBMS development kit is an easy-to-use evaluation module for Wireless BMS evaluation board featuring BQ7961x-Q1 FuSa Compliant and SimpleLink™ CC2662R-Q1 wireless MCU.



It contains everything needed to start developing on the SimpleLink<sup>™</sup> CC2662R-Q1, including a XDS110 JTAG debug probe for programming, debugging, and energy measurements.

The SimpleLink<sup>™</sup> CC2662R-Q1 is an AEC-Q100 compliant wireless microcontroller (MCU) targeting wireless automotive applications. The device is optimized for low-power wireless communication in applications such as battery management systems (BMS) and cable replacement.

#### Software

#### SimpleLink™ WMBS SDK

The SimpleLink WMBS Software Development Kit (SDK) provides a complete package for the development of wireless applications on the 2.4 GHz CC2662R-Q1 device

The SimpleLink WMBS SDK is part of TI's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit http://www.ti.com/simplelink.

43



#### Development Tools

#### Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse<sup>®</sup> software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace<sup>™</sup> software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

#### SmartRF™ Studio

SmartRF<sup>™</sup> Studio is a Windows<sup>®</sup> application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests send and receive packets between nodes
- Antenna and radiation tests set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink SDK RF driver
- Custom GPIO configuration for signaling and control of external switches



#### Sensor Controller Studio

Sensor Controller Studio is used to write, test and debug code for the Sensor Controller peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C source files that are compiled into the System CPU application. These source files also contain the Sensor Controller binary image and allow the System CPU application to control and exchange data with the Sensor Controller. Features of the Sensor Controller Studio include:

- Ready-to-use examples for several common use cases
- Full toolchain with built-in compiler and assembler for programming in a C-like programming language
- Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms

#### CCS UniFlash

CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

#### 11.2.1 SimpleLink<sup>™</sup> Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm<sup>®</sup> MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use it throughout your entire portfolio. Learn more on ti.com/simplelink.

#### **11.3 Documentation Support**

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC2662R-Q1. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

#### Errata

#### CC2662R-Q1 Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

#### **Application Reports**

All application reports for the CC2662R-Q1 device are found on the device product folder at: ti.com/product/ CC2662R-Q1.



#### **Technical Reference Manual (TRM)**

CC13x2, CC26x2 SimpleLink™ Wireless MCU TRM

The TRM provides a detailed description of all modules and peripherals available in the device family.

#### **11.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.5 Trademarks

Code Composer Studio<sup>™</sup>, EnergyTrace<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. Arm<sup>®</sup> and Cortex<sup>®</sup> are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. CoreMark<sup>®</sup> is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation. Wi-Fi<sup>®</sup> is a registered trademark of Wi-Fi Alliance.

Arm Thumb<sup>®</sup> is a registered trademark of Arm Limited (or its subsidiaries).

Eclipse<sup>®</sup> is a registered trademark of Eclipse Foundation.

Windows<sup>®</sup> is a registered trademark of Microsoft Corporation.

All trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



## 12 Mechanical, Packaging, and Orderable Information



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CC2662R1FTWRGZRQ1	ACTIVE	VQFN	RGZ	48	4000	RoHS & Green	(6) NIPDAU	Level-3-260C-168 HR	-40 to 105	CC2662 Q1 R1F	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2662R1FTWRGZRQ1	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

4-Jan-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2662R1FTWRGZRQ1	VQFN	RGZ	48	4000	367.0	367.0	35.0

Pack Materials-Page 2

# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGZ0048R**

# PACKAGE OUTLINE

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# **RGZ0048R**

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGZ0048R**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)