





SN74LVC1T45 SCES515M - DECEMBER 2003 - REVISED NOVEMBER 2022

## SN74LVC1T45 Single-Bit Dual-Supply Bus Transceiver With Configurable Voltage **Translation and 3-State Outputs**


#### 1 Features

- ESD protection exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoFree™ package
- Fully configurable dual-rail design allows each port to operate over the full 1.65-V to 5.5-V powersupply range
- V<sub>CC</sub> isolation feature if either V<sub>CC</sub> input is at GND, both ports are in the high-impedance state
- DIR input circuit referenced to V<sub>CCA</sub>
- Low power consumption, 4-µA maximum I<sub>CC</sub>
- ±24-mA output drive at 3.3 V
- I<sub>off</sub> supports partial-power-down mode operation
- Maximum data rates
  - 420 Mbps (3.3-V to 5-V translation)
  - 210 Mbps (translate to 3.3 V)
  - 140 Mbps (translate to 2.5 V)
  - 75 Mbps (translate to 1.8 V)
- Latch-up performance exceeds 100 mA per JESD 78, Class II

#### 2 Applications

- Personal electronic
- Industrial
- **Enterprise**
- **Telecom**

#### **Functional Block Diagram**



## 3 Description

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V<sub>CCA</sub>. V<sub>CCA</sub> accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The SN74LVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry is always active on both A and B ports and must have a logic HIGH or LOW level applied to prevent excess I<sub>CC</sub> and I<sub>CCZ</sub>.

The SN74LVC1T45 is designed so that the DIR input is powered by V<sub>CCA</sub>. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The V<sub>CC</sub> isolation feature is designed so that if either V<sub>CC</sub> input is at GND, then both ports are in the high-impedance state.

NanoFree package technology is breakthrough in IC packaging concepts, using the die as the package.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
	DRL (SOT, 6)	1.60 mm × 1.20 mm
	DBV (SOT-23, 6)	2.90 mm × 1.60 mm
SN74LVC1T45	DCK (SC70, 6)	2.00 mm × 1.25 mm
	DPK (USON, 6)	1.60 mm × 1.60 mm
	YZP (DSBGA, 6)	1.39 mm × 0.90 mm

For all available packages, see the orderable addendum at the end of the data sheet.



## **Table of Contents**

16	able of	Contents	
1 Features	1	8.2 Functional Block Diagram	14
2 Applications	1	8.3 Feature Description	
3 Description		8.4 Device Functional Modes	
4 Revision History		9 Applications and Implementation	
5 Pin Configuration and Functions	3	9.1 Application Information	16
6 Specifications	<u>5</u>	9.2 Typical Application	16
6.1 Absolute Maximum Ratings	<u>5</u>	10 Power Supply Recommendations	19
6.2 ESD Ratings	<u>5</u>	11 Layout	19
6.3 Recommended Operating Conditions	5	11.1 Layout Guidelines	19
6.4 Thermal Information	6	11.2 Layout Example	19
6.5 Electrical Characteristics	<mark>7</mark>	12 Device and Documentation Support	20
6.6 Switching Characteristics (V <sub>CCA</sub> = 1.8 V ± 0.15	8(V دَ	12.1 Documentation Support	20
6.7 Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2$	V)8	12.2 Receiving Notification of Documentation I	Jpdates20
6.8 Switching Characteristics ( $V_{CCA} = 3.3 \text{ V} \pm 0.3$	V) 9	12.3 Support Resources	20
6.9 Switching Characteristics (V <sub>CCA</sub> = 5 V ±0.5 V).		12.4 Trademarks	20
6.10 Operating Characteristics		12.5 Electrostatic Discharge Caution	20
6.11 Typical Characteristics		12.6 Glossary	20
7 Parameter Measurement Information	13	13 Mechanical, Packaging, and Orderable	
8 Detailed Description	14	Information	20
8.1 Overview	14		
4 Revision History NOTE: Page numbers for previous revisions m Changes from Revision L (February 2017) to	•	, -	Pago
		·	Page
		d cross-references throughout the document	
		tion	
		nded some minimum specifications for lower d	
<ul> <li>Updated the I<sub>off</sub> Supports Partial Power-Dov</li> </ul>	vn Mode	Operation section	14
· Added the Balanced High-Drive CMOS Pus	h-Pull Ou	tputs and V <sub>CC</sub> Isolation sections	14
		n	
Changes from Revision K (December 2014)	to Revisi	ion I (February 2017)	Page
Added DPK (LISON) package information			1 ugc
` ','		otification of Documentation Updates section, a	
Community Resources section	civing ive	Simulation of Documentation opulates section, a	ariu 1
COMMUNITY DESCRIPCES SECTION			

#### Changes from Revision J (December 2013) to Revision K (December 2014)

Page

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section

## Changes from Revision I (December 2011) to Revision J (December 2013)

Page



## **5 Pin Configuration and Functions**







Figure 5-2. DCK Package, 6-Pin SC70 (Top View)

Figure 5-1. DBV Package, 6-Pin SOT-23 (Top View)






Figure 5-3. DRL Package, 6-Pin SOT (Top View)

Figure 5-4. DPK Package, 6-Pin USON (Top View)

**Table 5-1. Pin Functions** 

	PIN		
NAME	DBV, DCK, DRL, DPK	TYPE <sup>(1)</sup>	DESCRIPTION
V <sub>CCA</sub>	1	Р	SYSTEM-1 supply voltage (1.65 V to 5.5 V)
GND	2	G	Device GND
Α	3	I/O	Output level depends on V <sub>CC1</sub> voltage.
В	4	I/O	Input threshold value depends on V <sub>CC2</sub> voltage.
DIR	5	I	GND (low level) determines B-port to A-port direction.
V <sub>CCB</sub>	6	Р	SYSTEM-2 supply voltage (1.65 V to 5.5 V)

<sup>(1)</sup> P = power, G = ground, I/O = input and output, I = input






Figure 5-5. YZP Package, 6-Pin DSBGA (Bottom View)



Table 5-2. Pin Functions

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	ITPE\''	DESCRIPTION
A1	V <sub>CCA</sub>	Р	SYSTEM-1 supply voltage (1.65 V to 5.5 V)
A2	V <sub>CCB</sub>	Р	SYSTEM-2 supply voltage (1.65 V to 5.5 V)
B1	GND	G	Device GND
B2	DIR	I	GND (low level) determines B-port to A-port direction.
C1	Α	I/O	Output level depends on V <sub>CC1</sub> voltage.
C2	В	I/O	Input threshold value depends on V <sub>CC2</sub> voltage.

(1) P = power, G = ground, I/O = input and output, I = input

## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)

-		·	MIN	MAX	UNIT	
V <sub>CCA</sub> V <sub>CCB</sub>	Supply voltage		-0.5	6.5	V	
VI	Input voltage <sup>(2)</sup>		-0.5	6.5	V	
Vo	Voltage range applied to any output in the high-impeda	nce or power-off state <sup>(2)</sup>	-0.5	6.5	V	
\/ -	Voltage range applied to any output in the high or low	A port	-0.5	V <sub>CCA</sub> + 0.5	V	
v <sub>0</sub> ,	state <sup>(2) (3)</sup>	B port	-0.5	V <sub>CCB</sub> + 0.5		
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through V <sub>CC</sub> or GND			±100	mA	
TJ	Junction temperature			150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine Model	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

See (1) (2) (3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.65	5.5	V
V <sub>CCB</sub>	Supply voltage				1.65	5.5	V
			1.65 o 1.95 V		V <sub>CCI</sub> × 0.65		
,	High-level input voltage	Data inputs <sup>(4)</sup>	2.3 to 2.7 V		1.7		V
V <sub>IH</sub>		Data inputs 17	3 to 3.6 V		2		V
		4.5 to 5.5 V		V <sub>CCI</sub> × 0.7			
			1.65 o 1.95 V			V <sub>CCI</sub> × 0.35	
,	Low-level	Data in muta(4)	2.3 to 2.7 V			0.7	V
V <sub>IL</sub>	input voltage	Data inputs <sup>(4)</sup>	3 to 3.6 V			0.8	V
			4.5 to 5.5 V			V <sub>CCI</sub> × 0.3	
			1.65 to 1.95 V		V <sub>CCA</sub> × 0.65		
,,	High-level	DIR	2.3 to 2.7 V		1.7		V
VIH		(referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	3 to 3.6 V		2		V
			4.5 to 5.5 V		V <sub>CCA</sub> × 0.7		

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.3 Recommended Operating Conditions (continued)

See (1) (2) (3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT		
			1.65 to 1.95 V		V	<sub>CCA</sub> × 0.35			
	Low-level	DIR	2.3 to 2.7 V			0.7	V		
V <sub>IL</sub>	input voltage	(referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	3 to 3.6 V			0.8	v		
			4.5 to 5.5 V		\	/ <sub>CCA</sub> × 0.3			
VI	Input voltage				0	5.5	V		
Vo	Output voltage				0	V <sub>cco</sub>	V		
				1.65 to 1.95 V		-4			
	High-level output current			2.3 to 2.7 V		-8	mA		
I <sub>OH</sub>				3 to 3.6 V		-24	IIIA		
				4.5 to 5.5 V		-32			
				1.65 to 1.95 V		4			
	Low level cutout cu	rrant		2.3 to 2.7 V		8	A		
I <sub>OL</sub>	Low-level output cu	rrent		3 to 3.6 V		24	mA		
				4.5 to 5.5 V		32			
			1.65 to 1.95 V			20			
		Data in muta	2.3 to 2.7 V			20			
Δt/Δν	Input transition rise or fall rate	Data inputs	3 to 3.6 V			10	ns/V		
	noo or rail rato	; OI IAII IAIC	4.5 to 5.5 V			5			
		Control inputs	1.65 to 5.5 V			5			
T <sub>A</sub>	Operating free-air to	emperature			-40	85	°C		

- (2)
- $V_{CCI}$  is the  $V_{CC}$  associated with the input port.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port. All unused data inputs of the device must be held at  $V_{CCI}$  or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.
- (4) For  $V_{CCI}$  values not specified in the data sheet,  $V_{IH}$  min =  $V_{CCI} \times 0.7$  V,  $V_{IL}$  max =  $V_{CCI} \times 0.3$  V. (5) For  $V_{CCI}$  values not specified in the data sheet,  $V_{IH}$  min =  $V_{CCA} \times 0.7$  V,  $V_{IL}$  max =  $V_{CCA} \times 0.3$  V.

#### **6.4 Thermal Information**

				SN74LVC1T45	5			
THERMAL METRIC(1)		THERMAL METRIC <sup>(1)</sup> DBV DCK DPK (SOT-23) (SC70) (USON) (SOT)						
$R_{\theta JA}$	Junction-to-ambient thermal resistance	215.1	210.9	278.3	223.7	131.0	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	136.5	139.2	133.4	88.7	1.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	96.6	72	174.1	58.4	22.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	71.5	54.9	23.4	5.9	5.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	96.3	71.7	173.5	58.1	22.6	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **6.5 Electrical Characteristics**

over recommended operating free-air temperature range, T<sub>A</sub> = -40 to +85°C (unless otherwise noted)<sup>(1)</sup> (2)

		TER TEST CONDITIONS V <sub>CCA</sub> V <sub>CCB</sub> MIN TYP MAX		LIMIT						
PAKA	METER		TIONS	V <sub>CCA</sub>				117	WAX	UNIT
		I <sub>OH</sub> = -100 μA	-	1.65 to 4.5 V	1.65 to		V <sub>CCO</sub> - 0.1			
		I <sub>OH</sub> = –4 mA		1.65 V	1.65		1.2			
V <sub>OH</sub>		I <sub>OH</sub> = –8 mA	$V_I = V_{IH}$	2.3 V	2.3 V 3 V		1.9			V
		I <sub>OH</sub> = –24 mA		3 V			2.4			
		I <sub>OH</sub> = –32 mA		4.5 V	4.5	V	3.8			
		I <sub>OL</sub> = 100 μA		1.65 to 4.5 V	1.65 to	4.5 V			0.1	
		I <sub>OL</sub> = 4 mA		1.65 V	1.65	5 V			0.45	
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA	$V_I = V_{IL}$	2.3 V	2.3	V			0.3	V
		I <sub>OL</sub> = 24 mA		3 V	3 \	V			0.55	
		I <sub>OL</sub> = 32 mA		4.5 V	4.5	V			0.55	
						T <sub>A</sub> = 25 °C			±1	
II	DIR	$V_I = V_{CCA}$ or GND		1.65 to 5.5 V	1.65 to 5.5 V	T <sub>A</sub> = -40 to +85°C		±2		μA
						T <sub>A</sub> = 25 °C			±1	
	A port		V	0 V	0 to 5.5 V	T <sub>A</sub> = -40 to +85°C			±2	
I <sub>off</sub>	B port	$V_1$ or $V_0 = 0$ to 5.5	V			T <sub>A</sub> = 25 °C			±1	μA
				0 to 5.5 V	0 V	T <sub>A</sub> = -40 to +85°C			±2	
						T <sub>A</sub> = 25 °C		,	±1	
I <sub>OZ</sub>	A or B port	V <sub>O</sub> = V <sub>CCO</sub> or GND	)	1.65 to 5.5 V	1.65 to 5.5 V	T <sub>A</sub> = -40 to +85°C			±2	μΑ
				1.65 to 5.5 V	1.65 to	5.5 V			3	
I <sub>CCA</sub>		$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	5.5 V	0 '	V			2	μΑ
				0 V	5.5	V	-2			
					1.65 to	5.5 V			3	
I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	5.5 V	0 '	V			-2	μΑ
				0 V	5.5	V			2	
I <sub>CCA</sub> + (see Ta	I <sub>CCB</sub>	$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.65 to 5.5 V	1.65 to	5.5 V			4	μA
	A port	A port at V <sub>CCA</sub> – 0. DIR at V <sub>CCA</sub> , B por							50	
ΔI <sub>CCA</sub>	DIR	DIR at V <sub>CCA</sub> – 0.6 B port = open, A port at V <sub>CCA</sub> or 0		3 to 5.5 V	3 to 5.5 V			50		μA
ΔI <sub>CCB</sub>	B port	B port at V <sub>CCB</sub> – 0. DIR at GND, A port = open	6 V,	3 to 5.5 V	3 to 5.5 V		50		50	μA
Ci	DIR	V <sub>I</sub> = V <sub>CCA</sub> or GND		3.3 V	3.3 V	T <sub>A</sub> = 25 °C		2.5		pF
C <sub>io</sub>	A or B port	V <sub>O</sub> = V <sub>CCA/B</sub> or GN	ID	3.3 V	3.3 V	T <sub>A</sub> = 25 °C		6		pF

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \end{array}$ 



## 6.6 Switching Characteristics ( $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ )

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V ± 0.15 V (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ±0.15 V		V <sub>CCB</sub> = 2.5 V ±0.2 V		V <sub>CCB</sub> = 3.3 V ±0.3 V		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT
		(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	3	17.7	2.2	10.3	1.7	8.3	1.4	7.2	ns
t <sub>PHL</sub>		В	2.8	14.3	2.2	8.5	1.8	7.1	1.7	7	115
t <sub>PLH</sub>	В	А	3	17.7	2.3	16	2.1	15.5	1.9	15.1	ns
t <sub>PHL</sub>		D	_ ^	2.8	14.3	2.1	12.9	2	12.6	1.8	12.2
t <sub>PHZ</sub>	DIB	А	5.2	19.4	4.8	18.5	4.7	18.4	5.1	17.1	ns
t <sub>PLZ</sub>	DIR	_ ^	2.3	10.5	2.1	10.5	2.4	10.7	3.1	10.9	115
t <sub>PHZ</sub>	DIR	В	5.2	21.9	4.9	11.5	4.6	10.3	2.8	8.2	ns
t <sub>PLZ</sub>	DIK	В	4.2	16	3.7	9.2	3.3	8.4	2.4	6.4	115
t <sub>PZH</sub> (1)	DIB	А		33.7		25.2		23.9		21.5	ns
t <sub>PZL</sub> (1)	DIR	_ ^		36.2		24.4		22.9		20.4	115
t <sub>PZH</sub> (1)	DIR	В		28.2		20.8		19		18.1	ne
t <sub>PZL</sub> <sup>(1)</sup>	אוט	В		33.7		27		25.5		24.1	ns

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the Section 9.2.2.2.1 section.

## 6.7 Switching Characteristics ( $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )

over recommended operating free-air temperature range,  $V_{CCA}$  = 2.5 V ± 0.2 V (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CCB</sub> = 1.8 V ±0.15 V		V <sub>CCB</sub> = 2.5 V ±0.2 V		3.3 V V	V <sub>CCB</sub> = 5 V ±0.5 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	А	В	2.3	16	1.5	8.5	1.3	6.4	1.1	5.1	ns	
t <sub>PHL</sub>	A		2.1	12.9	1.4	7.5	1.3	5.4	0.9	4.6	115	
t <sub>PLH</sub>	В	А	2.2	10.3	1.5	8.5	1.4	8	1	7.5	20	
t <sub>PHL</sub>		В		2.2	8.5	1.4	7.5	1.3	7	0.9	6.2	ns
t <sub>PHZ</sub>	DIR	DIB	А	3	8.1	3.1	8.1	2.8	8.1	3.2	8.1	ns
t <sub>PLZ</sub>		A	1.3	5.9	1.3	5.9	1.3	5.9	1	5.8	115	
t <sub>PHZ</sub>	DIR	В	5.2	23.7	4.1	11.4	3.9	10.2	2.4	7.1	ns	
t <sub>PLZ</sub>	DIK		3.9	18.9	3.2	9.6	2.8	8.4	1.8	5.3	115	
t <sub>PZH</sub> (1)	DIB	A		29.2		18.1		16.4		12.8	ns	
t <sub>PZL</sub> <sup>(1)</sup>	DIR			32.2		18.9		17.2		13.3	115	
t <sub>PZH</sub> (1)	DIR	В		21.9		14.4		12.3		10.9	ns	
t <sub>PZL</sub> <sup>(1)</sup>	DIK	٥		21		15.6		13.5		12.7	115	

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the Section 9.2.2.2.1 section.

## 6.8 Switching Characteristics ( $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

over recommended operating free-air temperature range,  $V_{CCA}$  = 3.3 V ± 0.3 V (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ±0.15		V <sub>CCB</sub> = 2.5 V ±0.2 V		V <sub>CCB</sub> = 3.3 V ±0.3 V		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	А	В	2.1	15.5	1.4	8	0.7	5.8	0.7	4.4	ns	
t <sub>PHL</sub>		В	2	12.6	1.3	7	0.8	5	0.7	4	115	
t <sub>PLH</sub>	В	А	1.7	8.3	1.3	6.4	0.7	5.8	0.6	5.4	ns	
t <sub>PHL</sub>	Ь		1.8	7.1	1.3	5.4	0.8	5	0.7	4.5	115	
t <sub>PHZ</sub>	DIR	Α	2.9	7.3	3	7.3	2.8	7.3	3.4	7.3	ns	
$t_{PLZ}$	DIK		1.8	5.6	1.6	5.6	2.2	5.7	2.2	5.7		
t <sub>PHZ</sub>	DIR	В	5.4	20.5	3.9	10.1	2.9	8.8	2.4	6.8	ne	
$t_{PLZ}$	DIK	В	3.3	14.5	2.9	7.8	2.4	7.1	1.7	4.9	ns	
t <sub>PZH</sub> (1)	DIR	۸		22.8		14.2		12.9		10.3	ne	
t <sub>PZL</sub> <sup>(1)</sup>	DIK	A		27.6		15.5		13.8		11.3	ns	
t <sub>PZH</sub> (1)	DIR	В		21.1		13.6		11.5		10.1		
t <sub>PZL</sub> <sup>(1)</sup>	DIK	D		19.9		14.3		12.3		11.3	ns	

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the Section 9.2.2.2.1 section.

## 6.9 Switching Characteristics ( $V_{CCA} = 5 V \pm 0.5 V$ )

over recommended operating free-air temperature range,  $V_{CCA}$  = 5 V ±0.5 V (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ±0.15	1.8 V	V <sub>CCB</sub> = ±0.2		V <sub>CCB</sub> = 3.3 V ±0.3 V		V <sub>CCB</sub> = 5 V ±0.5 V		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	Α	В	1.9	15.1	1	7.5	0.6	5.4	0.5	3.9	ns	
t <sub>PHL</sub>			1.8	12.2	0.9	6.2	0.7	4.5	0.5	3.5	113	
t <sub>PLH</sub>	В	A	1.4	7.2	1	5.1	0.7	4.4	0.5	3.9	ne	
t <sub>PHL</sub>	В		1.7	7	0.9	4.6	0.7	4	0.5	3.5	ns	
t <sub>PHZ</sub>	DIR	A	2.1	5.4	2.2	5.4	2.2	5.5	2.2	5.4	⊣ ns l	
t <sub>PLZ</sub>	DIK	A	0.9	3.8	1	3.8	0.7	3.7	0.7	3.7		
t <sub>PHZ</sub>	DIR	В	4.8	20.2	2.5	9.8	1	8.5	2.5	6.5	ns	
t <sub>PLZ</sub>	DIK		3.2	14.8	2.5	7.4	2.5	7	1.6	4.5	115	
t <sub>PZH</sub> (1)	DIR	A		22		12.5		11.4		8.4	ne	
t <sub>PZL</sub> (1)	DIK			27.2		14.4		12.5		10	ns	
t <sub>PZH</sub> (1)	DIR	В		18.9		11.3		9.1		7.6	ne	
t <sub>PZL</sub> <sup>(1)</sup>	DIIX	В		17.6		11.6		10		8.6	ns	

<sup>(1)</sup> The enable time is a calculated value, derived using the formula shown in the Section 9.2.2.2.1 section.




## **6.10 Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 5 V	UNIT	
(1)	A-port input, B-port output	C <sub>L</sub> = 0 pF,	3	4	4	4		
C <sub>pdA</sub> (1)	B-port input, A-port output	f = 10 MHz, t <sub>r</sub> = t <sub>f</sub> = 1 ns	18	19	20	21	pF	
- (4)	A-port input, B-port output	C <sub>L</sub> = 0 pF,	18	19	20	21	_	
C <sub>pdB</sub> (1)	B-port input, A-port output	f = 10 MHz, t <sub>r</sub> = t <sub>f</sub> = 1 ns	3	4	4	4	pF	


<sup>(1)</sup> Power dissipation capacitance per transceiver

## **6.11 Typical Characteristics**




 $T_A = 25^{\circ}C, V_{CCA} = 1.8 \text{ V}$ 

Figure 6-1. Typical Propagation Delay (A to B) vs Load Capacitance




 $T_A = 25$ °C,  $V_{CCA} = 1.8 \text{ V}$ 

Figure 6-2. Typical Propagation Delay (B to A) vs Load Capacitance




 $T_A = 25^{\circ}C, V_{CCA} = 2.5 V$ 

Figure 6-3. Typical Propagation Delay (A to B) vs Load Capacitance




 $T_A = 25$ °C,  $V_{CCA} = 2.5 V$ 

Figure 6-4. Typical Propagation Delay (B to A) vs Load Capacitance



 $T_A = 25^{\circ}C, V_{CCA} = 3.3 V$ 

Figure 6-5. Typical Propagation Delay (A to B) vs Load Capacitance



 $T_A = 25^{\circ}C, V_{CCA} = 3.3 V$ 

Figure 6-6. Typical Propagation Delay (B to A) vs Load Capacitance



## **6.11 Typical Characteristics (continued)**




Figure 6-7. Typical Propagation Delay (A to B) vs Load Capacitance





Figure 6-8. Typical Propagation Delay (B to A) vs Load Capacitance

VCCA

V<sub>CCA</sub>/2




#### 7 Parameter Measurement Information




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CCO}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	0	٩D			$\sim$ 1	HT
- 1	.u	40	L.	п	Lι	JII

V <sub>cco</sub>	CL	R <sub>L</sub>	V <sub>TP</sub>
1.8 V ± 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	<b>2 k</b> Ω	0.3 V
5 V ± 0.5 V	15 pF	<b>2 k</b> Ω	0.3 V



V<sub>CCA</sub>/2



Output

Control

(low-level

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $dv/dt \geq 1 V/ns$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

## **8 Detailed Description**

#### 8.1 Overview

The SN74LVC1T45 is a single-bit, dual-supply, noninverting voltage level transceiver. Pin A and the direction control pin (DIR) are supported by  $V_{CCA}$  and pin B is supported by  $V_{CCB}$ . The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The high on the DIR allows data transmissions from A to B and a low on the DIR allows data transmissions from B to A.

#### 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

# 8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage between 1.65 V and 5.5 V, making the device suitable for translating between any of the voltage nodes (1.8-V, 2.5-V, 3.3-V, and 5-V).

#### 8.3.2 Support High Speed Translation

The SN74LVC1T45 device supports high data rate applications. The translated signal data rate can be up to 420 Mbps when the signal is translated from 3.3 V to 5 V.

#### 8.3.3 I<sub>off</sub> Supports Partial Power-Down Mode Operation

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I<sub>off</sub> in the *Electrical Charateristics*.

#### 8.3.4 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so impedance matching and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. Two outputs can be connected together for a stronger output drive strength. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

#### 8.3.5 V<sub>cc</sub> Isolation

The I/O's of both ports will enter a high-impedance state when either of the supplies are at GND, while the other supply is still connected to the device. The maximum leakage into or out of any input or output pin on the device is specified by I<sub>off</sub> in the *Electrical Characteristics*.



## **8.4 Device Functional Modes**

Table 8-1. Function Table<sup>(1)</sup>

INPUT DIR	OPERATION
L	B data to A bus
Н	A data to B bus

(1) Input circuits of the data I/Os always are active.

## 9 Applications and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC1T45 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum data rate can be up to 420 Mbps when device translates signals from 3.3 V to 5 V.

#### 9.2 Typical Application

#### 9.2.1 Unidirectional Logic Level-Shifting Application

Figure 9-1 shows an example of the SN74LVC1T45 being used in a unidirectional logic level-shifting application.




Figure 9-1. Unidirectional Logic Level-Shifting Application

#### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 V to 5.5 V
Output voltage range	1.65 V to 5.5 V

#### 9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Use the supply voltage of the device that is driving the SN74LVC1T45 device to determine the input voltage range. For a valid logic high the value must exceed the  $V_{IH}$  of the input port. For a valid logic low the value must be less than the  $V_{IL}$  of the input port.
- · Output voltage range
- Use the supply voltage of the device that the SN74LVC1T45 device is driving to determine the output voltage range.

#### 9.2.1.3 Application Curve




Figure 9-2. Translation Up (1.8 V to 5 V) at 2.5 MHz

#### 9.2.2 Bidirectional Logic Level-Shifting Application

Figure 9-3 shows the SN74LVC1T45 being used in a bidirectional logic level-shifting application. Because the SN74LVC1T45 does not have an output-enable  $(\overline{OE})$  pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.




Figure 9-3. Bidirectional Logic Level-Shifting Application

## 9.2.2.1 Design Requirements

See Section 9.2.1.1.

#### 9.2.2.2 Detailed Design Procedure

Table 9-2 shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

Table 9-2. SYSTEM-1 and SYSTEM-2 Data Transmission

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	Out	In	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z		SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. <sup>(1)</sup>
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. <sup>(1)</sup>
4	L	In	Out	SYSTEM-2 data to SYSTEM-1

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions, that is, both pullup or both pulldown.



#### **9.2.2.2.1 Enable Times**

Calculate the enable times for the SN74LVC1T45 using the following formulas:

- $t_{PZH}$  (DIR to A) =  $t_{PLZ}$  (DIR to B) +  $t_{PLH}$  (B to A)
- $t_{PZL}$  (DIR to A) =  $t_{PHZ}$  (DIR to B) +  $t_{PHL}$  (B to A)
- $t_{PZH}$  (DIR to B) =  $t_{PLZ}$  (DIR to A) +  $t_{PLH}$  (A to B)
- $t_{PZL}$  (DIR to B) =  $t_{PHZ}$  (DIR to A) +  $t_{PHL}$  (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVC1T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

#### 9.2.2.3 Application Curve




Figure 9-4. Translation Down (5V to 1.8 V) at 2.5 MHz

## 10 Power Supply Recommendations

The SN74LVC1T45 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V and  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$ , respectively allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V and 5-V voltage nodes. The recommendation is to first power-up the input supply rail to help avoid internal floating while the output supply rail ramps up. However, both power-supply rails can be ramped up simultaneously.


#### 11 Layout

#### 11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- · Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depends on the system requirements

#### 11.2 Layout Example






Figure 11-1. Layout Example



## 12 Device and Documentation Support

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

· Texas Instruments, Implications of Slow or Floating CMOS Inputs

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

NanoFree<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

29-Nov-2023

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC1T45DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(2PUH, CT15, CT1F, CT1R)	Samples
SN74LVC1T45DBVRE4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2PUH, CT15, CT1F, CT1R)	Samples
SN74LVC1T45DBVRG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2PUH, CT15, CT1F, CT1R)	Samples
SN74LVC1T45DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(CT15, CT1F, CT1R)	Samples
SN74LVC1T45DBVTG4	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CT15, CT1F, CT1R)	Samples
SN74LVC1T45DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(TA5, TAF, TAR)	Samples
SN74LVC1T45DCKRE4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	(TA5, TAF, TAR)	Samples
SN74LVC1T45DCKRG4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	(TA5, TAF, TAR)	Samples
SN74LVC1T45DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(TA5, TAF, TAR)	Samples
SN74LVC1T45DCKTE4	ACTIVE	SC70	DCK	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	(TA5, TAF, TAR)	Samples
SN74LVC1T45DCKTG4	ACTIVE	SC70	DCK	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	(TA5, TAF, TAR)	Samples
SN74LVC1T45DPKR	ACTIVE	USON	DPK	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TA7	Samples
SN74LVC1T45DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(1JX, TA7, TAR)	Samples
SN74LVC1T45DRLRG4	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(1JX, TA7, TAR)	Samples
SN74LVC1T45YZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(TA2, TA7, TAN)	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

## PACKAGE OPTION ADDENDUM



www.ti.com 29-Nov-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1T45:

Automotive: SN74LVC1T45-Q1

Enhanced Product: SN74LVC1T45-EP

#### NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 14-Sep-2023

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1T45DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1T45DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1T45DBVT	SOT-23	DBV	6	250	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1T45DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1T45DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1T45DCKR	SC70	DCK	6	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74LVC1T45DCKT	SC70	DCK	6	250	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74LVC1T45DPKR	USON	DPK	6	5000	180.0	9.5	1.75	1.75	0.7	4.0	8.0	Q2
SN74LVC1T45DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
SN74LVC1T45YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 14-Sep-2023



#### \*All dimensions are nominal

7 til dillionolono are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1T45DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC1T45DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1T45DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
SN74LVC1T45DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
SN74LVC1T45DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
SN74LVC1T45DCKR	SC70	DCK	6	3000	210.0	185.0	35.0
SN74LVC1T45DCKT	SC70	DCK	6	250	210.0	185.0	35.0
SN74LVC1T45DPKR	USON	DPK	6	5000	184.0	184.0	19.0
SN74LVC1T45DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
SN74LVC1T45YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



## DCK (R-PDSO-G6)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## DPK (S-PUSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

B. This drawing is subject to change without notice.



## DPK (S-PUSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD




- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





DIE SIZE BALL GRID ARRAY



## NOTES:


NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.




DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





PLASTIC SMALL OUTLINE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

## 单击下面可查看定价,库存,交付和生命周期等信息

## >>TI (德州仪器)