







SN74LVC2G74 SCES203Q - APRIL 1999 - REVISED SEPTEMBER 2021

SN74LVC2G74 Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset

1 Features

- Available in the Texas Instruments NanoFree[™] package
- Supports 5 V V_{CC} operation
- Inputs accept voltages to 5.5 V
- Maximum t_{pd} of 5.9 ns at 3.3 V
- Low power consumption, 10 µA maximum I_{CC}
- ±24 mA output drive at 3.3 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} supports live insertion, partial-power-down mode, and back-drive protection
- Latch-up performance exceeds 100 mA Per JESD 78, class II
- ESD protection exceeds JESD 22
 - 2000 V human-body model
 - 200 V machine model
 - 1000 V charged-device model

2 Applications

- Servers
- LED displays
- Network switch
- Telecom infrastructure
- Motor drivers
- I/O expanders

3 Description

This single positive-edge-triggered D-type flip-flop is designed for 1.65 V to 5.5 V V_{CC} operation.

NanoFree™ package technology is a breakthrough in IC packaging concepts, using the die as the package.


A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE			
	SM8 (8)	2.95 mm × 2.80 mm			
SN74LVC2G74	VSSOP (8)	2.30 mm × 2.00 mm			
	DSBGA (8)	1.91 mm × 0.91 mm			

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic




Table of Contents

1	Features	1	8.1 Overview	9
2	Applications	1	8.2 Functional Block Diagram	9
3	Description	1	8.3 Feature Description	
	Revision History		8.4 Device Functional Modes	
	Pin Configuration and Functions		9 Application and Implementation	10
	Specifications		9.1 Application Information	10
	6.1 Absolute Maximum Ratings		9.2 Typical Power Button Circuit	
	6.2 ESD Ratings		10 Power Supply Recommendations	
	6.3 Recommended Operating Conditions		11 Layout	
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Electrical Characteristics		11.2 Layout Example	
	6.6 Timing Requirements, –40°C to +85°C		12 Device and Documentation Support	
	6.7 Timing Requirements, –40°C to +125°C		12.1 Receiving Notification of Documentation Up	
	6.8 Switching Characteristics, –40°C to +85°C		12.2 Support Resources	
	6.9 Switching Characteristics, –40°C to +125°C		12.3 Trademarks	
	6.10 Operating Characteristics		12.4 Electrostatic Discharge Caution	
	6.11 Typical Characteristics		12.5 Glossary	
	Parameter Measurement Information		13 Mechanical, Packaging, and Orderable	
	Detailed Description		Information	13
N	Revision History OTE: Page numbers for previous revisions may di			D
C	hanges from Revision P (July 2016) to Revision			Page
•	Updated the numbering format for tables, figures	, and	I cross-references throughout the document	1
•	Updated the Application and Information section.			10
•	Updated the Device Power Button Circuit figure i	n the	Typical Power Button Circuit section	10
C	hanges from Revision O (January 2015) to Rev	ision	ı P (July 2016)	Page
•	Changed SSOP to SM8 in Device Information tal	ble		1
•	Updated pinout images to new format			
•	Added pin number for DSBGA package in <i>Pin Fu</i>			
•	Changed 6 PINS to 8 PINS in <i>Thermal Information</i>			
•	Changed 23 to 2.3 for t _{su} data in <i>Timing Require</i>			
_	Changed 23 to 2.3 for t _{su} data in Timing Nequire	IIIGIII	3, -40 0 10 + 123 0	
C	hanges from Revision N (July 2013) to Revision		<u> </u>	Page
_	Added Applications, Device Information table, Pitable, Typical Characteristics, Feature Description Implementation section, Power Supply Recommod Documentation Support section, and Mechanical	n sed enda	ction, Device Functional Modes, Application and tions section, Layout section, Device and	
С		visio		Page
	hanges from Revision M (February 2007) to Re	*1310	n N (July 2013)	ı age
•	Changed I _{off} description in <i>Features</i>			1
•				1
•	Changed I _{off} description in <i>Features</i> Added parameter values for –40 to +125°C temp	 eratı	ure ratings in <i>Electrical Characteristics</i> table	
	Changed I _{off} description in <i>Features</i> Added parameter values for –40 to +125°C temp Changed <i>Timing Requirements</i> , –40°C to +85°C	eratu table	ure ratings in <i>Electrical Characteristics</i> table	6
•	Changed I _{off} description in <i>Features</i> Added parameter values for –40 to +125°C temp Changed <i>Timing Requirements</i> , –40°C to +85°C Added <i>Timing Requirements</i> , –40°C to +125°C to	eratu table able.	ure ratings in <i>Electrical Characteristics</i> table	6 6
•	Changed I _{off} description in <i>Features</i> Added parameter values for –40 to +125°C temp Changed <i>Timing Requirements</i> , –40°C to +85°C	eratu table able. 5°C t	ure ratings in <i>Electrical Characteristics</i> table	6 6 6




5 Pin Configuration and Functions



See mechanical drawings for dimensions.

Figure 5-1. DCT 8-Pin SM8 and DCU 8-Pin VSSOP Package Top View



See mecahnical drawings for dimensions.

Figure 5-2. YZP Package 8-Pin DSBGA Bottom View

Table 5-1. Pin Functions

	PIN		TYPE	DESCRIPTION
NAME	VSSOP, SM8	DSBGA	ITPE	DESCRIPTION
CLK	1	A1	I	Clock input
CLR	6	C2	I	Clear input – Pull low to set Q output low
D	2	B1	I	Input
GND	4	D1	_	Ground
PRE	7	B2	I	Preset input – Pull low to set Q output high
Q	5	D2	0	Output
Q	3	C1	0	Inverted output
V _{CC}	8	A2	_	Supply



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the hig	h-impedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the hig	h or low state ^{(2) (3)}	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	PARAMETER DEFINITION						
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	2000	V			
V _{(E}	^{SD)} discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	1000				

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in Section 6.3 table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V	Cumphy voltage	Operating	1.65	5.5	V
V_{CC}	Supply voltage High-level input voltage Low-level input voltage Output voltage Output voltage High-level output current Low-level output current	Data retention only	1.5		V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
\/	High level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V
V_{IH}	Supply voltage High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	V _{CC} = 3 V to 3.6 V	2		V
		$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
\/	Low level input valtage	V _{CC} = 2.3 V to 2.7 V		0.7	V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8	V
		V _{CC} = 4.5 V to 5.5 V		0.3 × V _{CC}	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		-8	
I_{OH}	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	V - 2 V		-16	mA
		V _{CC} = 3 V		-24	
		Data retention only V _{CC} = 1.65 V to 1.95 V V _{CC} = 2.3 V to 2.7 V V _{CC} = 3 V to 3.6 V V _{CC} = 4.5 V to 1.95 V V _{CC} = 2.3 V to 2.7 V V _{CC} = 2.3 V to 2.7 V V _{CC} = 3 V to 3.6 V V _{CC} = 3 V to 5.5 V		-32	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	
I_{OL}	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Input voltage	V - 2 V		16	mA
		V _{CC} = 3 V		24	
		V _{CC} = 4.5 V		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		V _{CC} = 5 V ± 0.5 V		5	
T _A	Operating free-air temperature	•	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DCT	YZP	UNIT	
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	220	227	102	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
PARAMETER	TEST CONDITIONS	V _{cc}	-40°C	10 +85°C	Recom	nmended	UNIT
			MIN	TYP ⁽¹⁾ MAX	MIN	TYP MAX	
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1		
	I _{OH} = –4 mA	1.65 V	1.2		1.2		
V	I _{OH} = -8 mA	2.3 V	1.9		1.85		_v
V _{OH}	I _{OH} = -16 mA	2.1/	2.4		2.4		'
	I _{OH} = -24 mA	3 V	2.3		2.3		
	I _{OH} = -32 mA	4.5 V	3.8		3.8		
	I _{OL} = 100 μA	1.65 V to 5.5 V		0.1		0.1	
	I _{OL} = 4 mA	1.65 V		0.45		0.45	
N/	I _{OL} = 8 mA	2.3 V		0.3		0.3	$\mid \mid \mid$
V _{OL}	I _{OL} = 16 mA	2.1/		0.4		0.4	'
	I _{OL} = 24 mA	3 V		0.55		0.55	
	I _{OL} = 32 mA	4.5 V		0.55		0.55	
I _I Data or control inputs	V _I = 5.5 V or GND	0 to 5.5 V		±5		±5	μА
I _{off}	V _I or V _O = 5.5 V	0		±10		±10	μA
I _{cc}	$V_I = 5.5 \text{ V or GND}, \qquad I_O =$	0 1.65 V to 5.5 V		10		10	μA
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 5.5 V		500		500	μА
Ci	V _I = V _{CC} or GND	3.3 V		5		5	pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Timing Requirements, -40°C to +85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

		то	-40°C to +85°C								
PARAMETER	FROM		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}				80		175		175		200	MHz
+	С	CLK			2.7		2.7		2		ns
ı _w	PRE or	CLR low	6.2		2.7		2.7		2		115
+	Da	ata	2.9		1.7		1.3		1.1		no
L _{Su}	PRE or Cl	R inactive	1.9		1.4		1.2		1		ns
t _h			0		0.3		1.2		0.5		ns

6.7 Timing Requirements, -40°C to +125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

		то	-40°C to +125°C								
PARAMETER	FROM		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}				80		120		120		140	MHz
	C	CLK			3.5		3.5		3.3		ns
L _W	PRE or	CLR low	6.2		3.5		3.5		3.3		115
	D	ata	2.9		2.3		1.9		1.7		no
t _{su}	PRE or CLR inactive 1.9 2 1.8 1.6			ns							
t _h			0		0.3		0.5		0.5		ns

6.8 Switching Characteristics, -40°C to +85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

	FROM	то				-40°C to	+85°C				
PARAMETER			V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			80		175		175		200		MHz
	CLK	Q	4.8	13.4	2.2	7.1	2.2	5.9	1.4	4.1	
t _{pd}	OLK	Q	6	14.4	3	7.7	2.6	6.2	1.6	4.4	ns
	PRE or CLR low	Q or Q	4.4	12.9	2.3	7	1.7	5.9	1.6	4.1	

6.9 Switching Characteristics, -40°C to +125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)


	FROM	то		-40°C to +125°C								
PARAMETER			V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}			80		120		120		140		MHz	
t _{pd}	CLK	Q	4.8	14.4	2.2	8.1	2.2	6.9	1.4	5.1		
		Q	6	16	3	9.7	2.6	7.2	1.6	5.4	ns	
	PRE or CLR low	Q or Q	4.4	14.9	2.3	9.5	1.7	7.9	1.6	6.1		

6.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
	PANAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	ONI
С	pd Power dissipation capacitance	f = 10 MHz	35	35	37	40	pF

6.11 Typical Characteristics







Figure 6-2. Propagation Delay (High to Low Transition) vs Load Capacitance




7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

1	LO	Δ	ח	CI	R	CI	П	IT

.,	INPUTS		.,	.,			.,
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _L	R _∟	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
$2.5~V\pm0.2~V$	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
$3.3~V\pm0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $\dot{t}_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. $t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.


Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram



8.3 Feature Description

- · Allows down voltage translation
 - 5 V to 3.3 V
 - 5 V or 3.3 V to 1.8 V
- · Inputs accept voltage levels up to 5.5 V
- I_{off} Feature
 - Can prevent backflow current that can damage device when powered down.

8.4 Device Functional Modes

Table 8-1 shows the functional modes of SN74LVC2G74.

Table 8-1. Function Table

	INP	OUTPUTS			
PRE	CLR	CLK	D	Q	Q
L	Н	X	Х	Н	L
Н	L	X	X	L	Н
L	L	X	X	H ⁽¹⁾	H ⁽¹⁾
Н	Н	↑	Н	Н	L
Н	Н	↑	L	L	Н
Н	Н	L	X	Q_0	\overline{Q}_0

 $(1) \qquad \text{This configuration is non-stable; that is, it does not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.}$

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) input sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The 330 Ω resistor and 22 pF capacitor shown in Figure 9-1 produce enough delay to meet the hold time requirement of the D input. To calculate the delay for a particular RC combination, use Equation 1. The delay with this RC combination is 5.03 ns

$$t_{\text{delay}} = -RC \ln(0.5) \approx 0.693 \text{ RC} \tag{1}$$

To ensure proper operation, check that the transition time of the RC circuit meets the transition time requirements of the device inputs listed in the Recommended Operating Conditions table. Transition time for an RC can be approximated with Equation 2.

In this case, transition time is 18.15 ns, which equates to a 4.54 ns / V input transition rate at VCC = 5 V, and is below the 5 ns / V maximum requirement for recommended operation.

9.2 Typical Power Button Circuit




Figure 9-1. Device Power Button Circuit


9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see (Δt/ΔV) in the Recommended Operating Conditions table.
 - For specified high and low levels, see (V_{IH} and V_{IL}) in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend Output Conditions:
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended and if there are multiple V_{CC} terminals then .01- μ F or .022- μ F capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 11-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example




Figure 11-1. Layout Diagram

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

NanoFree[™] is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

www.ti.com

23-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G74DCT3	ACTIVE	SM8	DCT	8	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 125	C74 Z	Samples
SN74LVC2G74DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(2WS5, C74) Z	Samples
SN74LVC2G74DCTRE4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2WS5, C74) Z	Samples
SN74LVC2G74DCTRE6	ACTIVE	SM8	DCT	8	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 125	C74 Z	Samples
SN74LVC2G74DCTRG4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2WS5, C74) Z	Samples
SN74LVC2G74DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(74, C74J, C74Q, C 74R) CZ	Samples
SN74LVC2G74DCURE4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C74R	Samples
SN74LVC2G74DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C74R	Samples
SN74LVC2G74DCUT	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C74J, C74Q, C74R)	Samples
SN74LVC2G74DCUTE4	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C74R	Samples
SN74LVC2G74DCUTG4	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C74R	Samples
SN74LVC2G74YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	CPN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM



www.ti.com 23-Sep-2023

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G74:

Automotive : SN74LVC2G74-Q1

Enhanced Product: SN74LVC2G74-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 14-Oct-2023

TAPE AND REEL INFORMATION



TAPE DIMENSIONS WHO WE HAVE THE STATE OF TH

	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G74DCT3	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G74DCTR	SM8	DCT	8	3000	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74LVC2G74DCTRE6	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G74DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G74DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G74DCUT	VSSOP	DCU	8	250	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G74DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G74YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1




www.ti.com 14-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	rackage Type	Fackage Diawing	FIIIS	3F W	Length (IIIII)	width (IIIII)	neight (min)
SN74LVC2G74DCT3	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G74DCTR	SM8	DCT	8	3000	190.0	190.0	30.0
SN74LVC2G74DCTRE6	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G74DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74LVC2G74DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G74DCUT	VSSOP	DCU	8	250	180.0	180.0	18.0
SN74LVC2G74DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G74YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)