











TPD2S701-Q1

SLLSEY0A - APRIL 2017-REVISED JULY 2017

# TPD2S701-Q1 Automotive USB 2-Channel Data Line Short-to-V<sub>BUS</sub> and IEC ESD Protection

#### **Features**

- AEC-Q100 Qualified
  - 40°C to 125°C Operating Temperature Range
- Short-to-VBUS Protection on VD+ and VD-
- ESD Performance VD+, VD-
  - ±8-kV Contact Discharge (IEC 61000-4-2 and ISO 10605 330 pF, 330 Ω)
  - ±15-kV Air-Gap Discharge (IEC 61000-4-2 and ISO 10605 330 pF, 330 Ω)
- High Speed Data Switches (1-GHz Bandwidth)
- Only Requires 5-V Power Supply
- Adjustable OVP Threshold
- Fast Overvoltage Response Time (200 ns typical)
- Thermal Shutdown Feature
- Integrated Input Enable and Fault Output Signal
- Flow-through Routing for Data Integrity
  - 10-pin VSSOP Package (3 mm x 3 mm)
  - 10-pin QFN Package (2.5 mm × 2.5 mm)

## **Applications**

- **End Equipment** 
  - **Head Unit**
  - Rear Seat Entertainment
  - **Telematics**
  - USB Hubs
  - **Navigation Modules**
  - Media Interface
- Interfaces
  - USB 2.0
  - USB 3.0

## 3 Description

The TPD2S701-Q1 is a 2-Channel Data Line Shortto-V<sub>BUS</sub> and IEC61000-4-2 ESD protection device for automotive high-speed interfaces like USB 2.0. The TPD2S701-Q1 contains two data line nFET switches which ensure safe data communication by providing best in class bandwidth for minimal signal degradation while simultaneously protecting internal system circuits from any overvoltage conditions at the VD+ and VD- pins.

On these pins, this device can handle overvoltage protection up to 7-V DC. This provides sufficient protection for shorting the data lines to the USB V<sub>BUS</sub> rail. The overvoltage protection circuit provides the most reliable short to V<sub>BUS</sub> isolation in the industry, shutting off the data switches in 200 ns and protecting the upstream circuitry from harmful voltage and current spikes.

Additionally, the TPD2S701-Q1 only requires a single power supply of 5 V in order to optimize power tree size and cost. The OVP threshold and clamping circuit can be adjusted by a resistor divider network to provide a simple, cost effective way to optimize protection for any transceiver. system TPD2S701-Q1 also includes a FLT pin which provides an indication when the device sees an overvoltage condition and automatically resets when the overvoltage condition is removed.


The TPD2S701-Q1 also integrates system level IEC 61000-4-2 and ISO 10605 ESD clamps on the VD+ and VD- pins, thus eliminating the need for external high voltage, low capacitance TVS clamp circuits in the application.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPD2S701-Q1	VSSOP (10)	3.00 mm × 3.00 mm		
	QFN (10)	2.50 mm × 2.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



Copyright @ 2017, Texas Instruments Incorporated



## **Table of Contents**


1	Features 1		8.2 Functional Block Diagram	15
2	Applications 1		8.3 Feature Description	16
3	Description 1		8.4 Device Functional Modes	17
4	Revision History	9	Application and Implementation	18
5	Pin Configuration and Functions		9.1 Application Information	18
6	_		9.2 Typical Application	18
O	Specifications	10	Power Supply Recommendations	
	6.2 ESD Ratings—AEC Specification		10.1 V <sub>PWR</sub> Path	21
	6.3 ESD Ratings—AEC Specification		10.2 V <sub>REF</sub> Pin	
	6.4 ESD Ratings—ISO Specification	11	Layout	22
	6.5 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.6 Thermal Information		11.2 Layout Example	
	6.7 Electrical Characteristics	12	Device and Documentation Support	
	6.8 Power Supply and Supply Current Consumption		12.1 Documentation Support	
	Chracteristics		12.2 Receiving Notification of Documentation Upda	
	6.9 Timing Requirements8		12.3 Community Resources	
	6.10 Typical Characteristics		12.4 Trademarks	
7	Parameter Measurement Information 14		12.5 Electrostatic Discharge Caution	
8	Detailed Description		12.6 Glossary	
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	

## 4 Revision History

Cł	hanges from Original (April 2017) to Revision A	Pag	g
•	Updated Figure 19		1



## 5 Pin Configuration and Functions



#### Pin Functions

NO. NAME		TYPE	DESCRIPTION
		ITPE	DESCRIPTION
1	VD-	I/O	High voltage D– USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
2	VD+	I/O	High voltage D+ USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
3	GND	Ground	Ground pin for internal circuits and IEC ESD clamps
4	FLT	0	Open-drain fault pin. See Table 1
5	EN	1	Enable active-low input. Drive $\overline{\text{EN}}$ low to enable the switches. Drive $\overline{\text{EN}}$ high to disable the switches. See Table 1 for mode selection
6	MODE	1.	Selects between device modes. See the <i>Detailed Description</i> section. Acts as LDO reference voltage for mode 1
7	VPWR	I	5-V DC supply input for internal circuits. Connect to internal power rail on PCB
8	VREF	I/O	Pin to set OVP threshold. See the <i>Detailed Description</i> section for instructions on how to set OVP threshold
9	D+	I/O	I/O protected low voltage D+ USB data line, connects to transceiver
10	D-	I/O	Protected low voltage D– USB data line, connects to transceiver



#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)  $^{(1)}$   $^{(2)}$ 

		MIN	MAX	UNIT
$V_{PWR}$	5-V DC supply voltage for internal circuitry	-0.3	7.7	V
$V_{REF}$	Pin to set OVP threshold	-0.3	6	V
VD+, VD–	Voltage range from connector-side USB data lines	-0.3	7.7	V
D+, D-	Voltage range for internal USB data lines	-0.3	V <sub>REF</sub> + 0.3	V
$V_{MODE}$	Voltage on MODE pin	-0.3	7.7	V
$V_{\overline{FLT}}$	Voltage on FLT pin	-0.3	7.7	V
VEN	Voltage on enable pin	-0.3	7.7	V
T <sub>A</sub>	Operating free air temperature <sup>(3)</sup>	-40	125	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings—AEC Specification

				VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	
	Charged-device model (CDM), per AEC Q100-011	All pins besides corners	±500	V	
		Corner pins	±750		

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 ESD Ratings—IEC Specification

				VALUE	UNIT
\/		VD+, VD- pins (1)	±8000	V	
V <sub>(ESI</sub>	D) Electrostatic discriarge	IEC 61000-4-2 air-gap discharge	VD+, VD- pins <sup>(1)</sup>	±15000	V

<sup>(1)</sup> See Figure 19 for details on system level ESD testing setup.

#### 6.4 ESD Ratings—ISO Specification

				VALUE	UNIT
		ISO 10605 (330 pF, 330 $\Omega$ ) contact discharge (10 strikes)	VD+, VD- pins	±8000	
		ISO 10605 (330 pF, 330 $\Omega$ ) air-gap discharge (10 strikes)	VD+, VD- pins	±15000	
		ISO 10605 (150 pF, 330 $\Omega$ ) contact discharge (10 strikes)	VD+, VD- pins	±8000	
V <sub>ESD</sub> (1)	Electrostatic discharge	ISO 10605 (150 pF, 330 $\Omega$ ) air-gap discharge (10 strikes)	VD+, VD- pins	±15000	V
		ISO 10605 (330 pF, 2 k $\Omega$ ) contact discharge (10 stikes) $^{(2)}$	VD+, VD- pins	±8000	
	ISO 10605 (330 pF, 2 k $\Omega$ ) air-gap discharge (10 strikes)	VD+, VD- pins	±15000		
		ISO 10605 (150 pF, 2 k $\Omega$ ) air-gap discharge (10 discharges)	VD+, VD- pins	±25000	

<sup>(1)</sup> See Figure 19 for details on system level ESD testing setup.

Submit Documentation Feedback

<sup>(2)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

<sup>(3)</sup> Thermal limits and power dissipation limits must be observed.

<sup>(2)</sup> VREF > 3 V.



## 6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	·		MIN	TYP	MAX	UNIT
V <sub>PWR</sub>	5-V DC supply voltage	for internal circuitry	4.5		7	V
V <sub>REF</sub>	Mode 0. Voltage range	for V <sub>REF</sub> pin (for setting OVP threshold)	3		3.6	V
$V_{REF}$	Mode 1. Voltage range	for V <sub>REF</sub> pin (for setting OVP threshold)	0.63		3.8	V
VD+, VD-	Voltage range from cor	nector-side USB data lines	0		3.6	V
D+, D-	Voltage range for interr	nal USB data lines	0		3.6	V
V <sub>EN</sub>	Voltage range for enab	Voltage range for enable			7	V
V <sub>FLT</sub>	Voltage range for FLT		0		7	V
I <sub>FLT</sub>	Current into open drain	FLT pin FET	0		3	mA
C <sub>VPWR</sub>	V <sub>PWR</sub> capacitance <sup>(1)</sup>	External Capacitor on V <sub>PWR</sub> pin	1	10		μF
C <sub>VREF</sub>	V <sub>REF</sub> capacitance	External Capacitor on V <sub>REF</sub> pin	0.3	1	3	μF
C <sub>MODE</sub>	Allowed parasitic capac	Allowed parasitic capacitance on mode pin from PCB and mode 1 external resistors			20	pF
R <sub>MODE_0</sub>	Resistance to GND to s	Resistance to GND to set to mode 0				kΩ
R <sub>MODE_1</sub>	Resistance to GND to s	set to mode 1 (calculate parallel combination of R <sub>TOP</sub> and R <sub>BOT</sub> )	14	20		kΩ

<sup>(1)</sup> For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin.

Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented should be within the minimum and maximums listed in the table.

#### 6.6 Thermal Information

		TPD2	S701-Q1	
$\begin{array}{ccc} & & & & & & & \\ \hline & \theta_{JA} & & & & & \\ \theta_{JCtop} & & & & & \\ \end{bmatrix} \\ & \theta_{JB} & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	DSK (WSON)	UNIT
		10 PINS	10 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	167.3	61.5	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	56.9	51.3	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	87.6	34	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.7	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	86.2	34.3	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	7.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ABLE V <sub>REF</sub>						
Mode 1 V <sub>REF</sub> feedback regulator voltage	$V_{MODE}$	Standard mode 1 set-up. $\overline{EN}$ = 0 V. Once $V_{REF}$ = 3.3 V, measure voltage on mode pin	0.47	0.5	0.53	V
Mode pin mode 1 leakage current	I <sub>MODE</sub>	Standard mode 1. Remove RTOP and RBOT. Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin		50	200	nA
V <sub>REF</sub> accuracy	V <sub>REF</sub>	Informative, test parameters below; accuracy with R <sub>TOP</sub> and R <sub>BOT</sub> as ±1% resistors	-8%		8%	
Mode 1 VREF set to 3.3 V	V <sub>REF</sub>	Standard mode 1 set-up. $R_{TOP}=140~k\Omega\pm1\%,$ $R_{BOT}=24.9~k\Omega\pm1\%.~\overline{EN}=0.$ Measure value of $V_{REF}$ once it settles	3.04	3.31	3.58	V
Mode 1 V <sub>REF</sub> set to 0.66 V	$V_{REF}$	Standard mode 1 set-up. $R_{TOP}=47.5~k\Omega\pm1\%,$ $R_{BOT}=150~k\Omega\pm1\%.\overline{EN}=0.$ Measure value of $V_{REF}$ once it settles	0.6	0.66	0.72	V
Mode 1 V <sub>REF</sub> set to 3.8 V	$V_{REF}$	Standard mode 1 set-up. $R_{TOP}=165~k\Omega\pm1\%,$ $R_{BOT}=24.9~k\Omega\pm1\%.~\overline{EN}=0.$ Measure value of $V_{REF}$ once it settles	3.5	3.81	4.12	V
High-level input voltage	EN	Mode 0. Connect VPWR = 5 V; $V_{REF}$ = 3.3 V; VD+ = 3.3 V; Set VIH( $\overline{EN}$ ) = 0 V; Sweep VIH from 0 V to 1.4 V; Measure when D+ drops low (less than or equal to 5% of 3.3 V) from 3.3 V	1.2			V
Low-level input voltage	LIN	Mode 0. Connect VPWR = 5 V; $V_{REF}$ = 3.3 V; VD+ = 3.3 V. Set VIH( $\overline{EN}$ ) = 3.3 V; Sweep VIH from 3.3 V to 0.5 V; Measure when D+ rise to 95% of 3.3 V from 0 V			0.8	v
Input leakage current	ĒN	Mode 0. VPWR = 5 V; $V_{REF}$ = 3.3 V; VI (EN) = 3.3 V; Measure current into EN pin			1	μΑ
Low-level output voltage	FLT	Mode 0. Drive the TPS2S701-Q1 in OVP to assert $\overline{\text{FLT}}$ pin. Source $I_{\text{OL}} = 1$ mA into $\overline{\text{FLT}}$ pin and measure voltage on $\overline{\text{FLT}}$ pin when asserted			0.4	V
The rising over temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T <sub>A</sub> stepped up until FLTZ is asserted	140	150	165	°C
The falling over temperature protection shutdown threshold		$\label{eq:VPWR} VPWR = 5 \text{ V, ENZ} = 0 \text{ V, } T_A \text{ stepped down} \\ from T_{SD\_RISING} \text{ until FLTZ is cleared}$	125	138	150	°C
The over temperature protection shutdown threshold hysteresis		T <sub>SD_RISING</sub> - T <sub>SD_FALLING</sub>	10	12	15	$^{\circ}$ C
'D±						
Input overvoltage protection threshold, V <sub>REF</sub> > 3.6 V	VD±	Mode 1. Set $V_{PWR}=5$ V; $\overline{EN}=0$ V; $R_{TOP}=165$ kΩ, $R_{BOT}=24.9$ kΩ. Connect D± to 40-Ω load. Increase VD+ or VD– from 4.1 V to 4.9 V. Measure the value at which FLTZ is asserted	4.3	4.5	4.7	V
Input overvoltage protection threshold	VD±	Mode 1. Set $V_{PWR}=5$ V; $\overline{EN}=0$ V; $R_{TOP}=140$ k $\Omega$ , $R_{BOT}=24.9$ k $\Omega$ . Increase VD+ or VD- from 3.6 V to 4.6 V. Measure the value at which FLTZ is asserted. Repeat for $R_{TOP}=39$ k $\Omega$ , $R_{BOT}=150$ k $\Omega$ . Increase VD+ or VD- from 0.6 V to 0.9 V. Measure the value at which FLTZ is asserted. See the resultant values meet the equation, and make sure to observe data switches turnoff. Also check for mode 0 when $V_{REF}=3.3$ V	1.19 × V <sub>REF</sub>	1.25 × V <sub>REF</sub>	1.31 × V <sub>REF</sub>	V
Hysteresis on OVP	VD±	Difference between rising and falling OVP thresholds on VD±		25		mV
Input overvoltage protection threshold	VD±	After collecting each rising OVP threshold, lower the VD± voltage until you see FLT deassert. This gives the falling OVP threshold. Use this value to calculate V <sub>HYS_OVP</sub>		VOV P_RI SING - VHYS _OVP		V
Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 0 V. D± = floating. Measure current flowing into VD±	-0.1		0.1	μA
	Mode 1 V <sub>REF</sub> feedback regulator voltage  Mode pin mode 1 leakage current  V <sub>REF</sub> accuracy  Mode 1 VREF set to 3.3 V  Mode 1 V <sub>REF</sub> set to 0.66 V  Mode 1 V <sub>REF</sub> set to 3.8 V  High-level input voltage  Low-level input voltage  Input leakage current  Low-level output voltage  The rising over temperature protection shutdown threshold  The falling over temperature protection shutdown threshold hysteresis  D±  Input overvoltage protection threshold  Hysteresis on OVP  Input overvoltage protection threshold	Mode 1 V <sub>REF</sub> feedback regulator voltage	ABLE V <sub>REF</sub> Mode 1 V <sub>REF</sub> feedback regulator voltage         V <sub>MODE</sub> Standard mode 1 set-up. EN = 0 V. Once V <sub>REF</sub> = 3.3 V, measure voltage on mode pin           Mode pin mode 1 leakage current         I <sub>MODE</sub> Standard mode 1. Remove RTOP and RBOT. Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin           V <sub>REF</sub> accuracy         V <sub>REF</sub> Informative, test parameters below; accuracy with R <sub>TOP</sub> and R <sub>BOT</sub> as 1% resistors           Mode 1 VREF set to 3.3 V         V <sub>REF</sub> Standard mode 1 set-up. R <sub>TOP</sub> = 140 kΩ ± 1%. R <sub>BOT</sub> = 24.9 kΩ ± 1%. EN = 0. Measure value of V <sub>REF</sub> once it settles           Mode 1 V <sub>REF</sub> set to 0.66 V         V <sub>REF</sub> Standard mode 1 set-up. R <sub>TOP</sub> = 47.5 kΩ ± 1%. R <sub>BOT</sub> = 150 kΩ ± 1%. EN = 0. Measure value of V <sub>REF</sub> once it settles           Mode 1 V <sub>REF</sub> set to 3.8 V         V <sub>REF</sub> Standard mode 1 set-up. R <sub>TOP</sub> = 165 kΩ ± 1%. R <sub>BOT</sub> = 150 kΩ ± 1%. EN = 0. Measure value of V <sub>REF</sub> once it settles           Injust set input voltage         EN         Mode 0. Connect VPWR = 5 V; V <sub>REF</sub> = 3.3 V; VD+ = 3.3 V; SV IV + 3.3 V; SV IV + 3.3 V; SV IV IV IV + 3.3 V; SV IV IV IV + 3.3 V; SV IV IV + 3.3 V; SV IV IV + 3.3 V; SV IV IV IV + 3.3 V; SV IV IV IV IV IV + 3.3 V; SV IV IV IV IV IV I	ABLE V <sub>REF</sub> Mode 1 V <sub>REF</sub> feedback regulator voltage         V <sub>NODE</sub> Standard mode 1 set-up. EN = 0 V. Once v <sub>REF</sub> = 3.3 V. measure voltage on mode pin         0.47           Mode pin mode 1 leakage current         Image: Standard mode 1. Remove RTOP and RBOT. Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin.         Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin.         -8%           Mode 1 VREF set to 3.3 V         V <sub>REF</sub> Informative, test parameters below; accuracy with R <sub>TOP</sub> and R <sub>ROT</sub> = 50 kB ± 1%. EN = 0. Measure value of V <sub>REF</sub> cort is settles         -8%           Mode 1 V <sub>REF</sub> set to 0.66 V         V <sub>REF</sub> Standard mode 1 set-up. R <sub>TOP</sub> = 47.5 kD ± 1%. R <sub>ROT</sub> = 150 kD ± 1%. R <sub>ROT</sub> = 3.3 V; V <sub>ROT</sub> = 3.3 V	ABLE V <sub>REF</sub> Mode 1 V <sub>REF</sub> leedback regulator voltage         V <sub>MODE</sub> Standard mode 1 set-up. EN = 0 V. Once regulator voltage on mode pin regulator voltage         0.47 0.5           Mode pin mode 1 leakage current         Image: Standard mode 1. Remove RTOP and RBOT. Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin with R <sub>TOP</sub> and RBOT as 1% resistors         -6%           Mode 1 VREF set to 3.3 V         V <sub>REF</sub> Informative, test parameters below, accuracy with R <sub>TOP</sub> and RBOT as 1% resistors         -6%           Mode 1 VREF set to 3.3 V         V <sub>REF</sub> Standard mode 1 set-up. R <sub>TOP</sub> = 140 k0.4 1%, R <sub>TOP</sub> = 74.0 k0.4 1%, R <sub>TOP</sub> =	ABLE V <sub>REF</sub> Mode 1 V <sub>REF</sub> feedback regulator voltage         V <sub>MODE</sub> Standard mode 1 set-up. EN = 0 v. Once regulator voltage on mode pin regulator voltage         0.47  0.5  0.53           Mode pin mode 1 leakage current         Image: Standard mode 1. Remove RTOP and RBOT. Power up device and walt until start-up time has passed. Then force 0.53 v on the MODE pin and resource uncert into pin         50  200           V <sub>REF</sub> accuracy         V <sub>REF</sub> with the power up device and walt until start-up time has passed. Then force 0.53 v on the MODE pin and resource uncert into pin         50  200           Mode 1 VREF set to 3.3 V         V <sub>REF</sub> with R <sub>REF</sub> and Resource value of v <sub>REF</sub> and 10 kB at 1½, Reproved 140 k



#### **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VD_LEAK_3.6V</sub>	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 3.6 V. D± = floating. Measure current flowing into VD±		2.5	4	μΑ
V <sub>OVP_3.3V</sub>	Input overvoltage threshold for VREF = 3.3 V	VD±	Standard mode 1. $R_{TOP} = 140 \text{ k}\Omega \pm 1\%$ , $R_{BOT} = 24.9 \text{ k}\Omega \pm 1\%$ . Connect D± to $40 - \Omega$ load. Measure the value at which FLTZ is asserted	3.61	4.14	4.67	V
V <sub>OVP_0.66</sub> V	Input overvoltage threshold for VREF = 0.66 V	VD±	Standard mode 1. $R_{TOP} = 47.5 \text{ k}\Omega \pm 1\%$ , $R_{BOT} = 150 \text{ k}\Omega \pm 1\%$ . Connect D± to $40\text{-}\Omega$ load. Measure the value at which FLTZ is asserted	0.72	0.83	0.94	V
DATA LINE SWI	ITCHES - VD+ to D+ or VD- to D-						
R <sub>ON</sub>	On resistance		Mode 0 or 1. Set V <sub>PWR</sub> = 5 V; V <sub>REF</sub> = 3.3 V; $\overline{\text{EN}}$ = 0 V; Measure resistance between D+ and VD+ or D– and VD–, voltage between 0 and 0.4 V		4	6.5	Ω
R <sub>ON(Flat)</sub>	On resistance flatness		Mode 0 or 1. Set V <sub>PWR</sub> = 5 V; V <sub>REF</sub> = 3.3 V; $\overline{\text{EN}}$ = 0 V; Measure resistance between D+ and VD+ or D- and VD-, sweep voltage between 0 and 0.4 V. Take difference of resistance at 0.4-V and 0-V VD± bias			1	Ω
BW <sub>ON</sub>	On bandwidth (–3-dB)		Mode 0 or 1. Set $V_{PWR} = 5 \text{ V}$ ; $V_{REF} = 3.3 \text{ V}$ ; $\overline{EN} = 0 \text{ V}$ ; Measure S21 bandwidth from D+ to VD+ or D- to VD- with voltage swing = 400 mVpp, Vcm = 0.2 V		960		MHz

## 6.8 Power Supply and Supply Current Consumption Chracteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>UVLO_RISING_</sub> VPWR	V <sub>PWR</sub> rising UVLO threshold	Use standard mode 0 set-up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 $\Omega$ , VD+ = 3.3 V. Set V <sub>PWR</sub> = 3.5 V, and step up V <sub>PWR</sub> until 90% of VD+ appears on D+	3.7	3.95	4.2	V
V <sub>UVLO_HYST_</sub> V PWR	VPWR UVLO hysteresis	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 $\Omega$ , VD+ = 3.3 V. Set V <sub>PWR</sub> = 4.3 V, and step down V <sub>PWR</sub> until D+ falls to 10% of VD+. This gives V <sub>UVLO_FALLING_VPWR</sub> . V <sub>UVLO_RISING_VPWR</sub> - V <sub>UVLO_FALLING_VPWR</sub> = V <sub>UVLO_HYST_VPWR</sub> for this unit	250	300	400	mV
V <sub>UVLO_RISING_</sub> VREF	VREF rising UVLO threshold in mode 0	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0V, load D+ to 45 $\Omega$ , VD+ = 3.3 V. Set VREF = 2.5 V, and step up VREF until 90% of VD+ appears on D+	2.6	2.7	2.9	٧
V <sub>UVLO_HYST_V</sub> REF	VREF UVLO hysteresis	Use standard mode 0 set up. Set $\overline{\text{EN}}$ = 0 V, load D+ to 45 $\Omega$ , VD+ = 3.3 V. Set VREF = 3 V, and step down VREF until D+ falls to 10% of VD+. This gives Vuvlo_FALLING_VREF. Vuvlo_RISING_VREF -Vuvlo_FALLING_VREF = Vuvlo_HYST_VREF for this unit	75	125	200	mV
I <sub>VPWR_DISABLE</sub> D_MODE0	V <sub>PWR</sub> disabled current consumption	Use standard mode 0. $\overline{\text{EN}}$ = 5 V . Measure current into $V_{\text{PWR}}$			110	μΑ
I <sub>VPWR_DISABLE</sub> D_MODE1	V <sub>PWR</sub> disabled current consumption	Use standard mode 1. $\overline{\text{EN}}$ = 5 V. Measure current into $V_{\text{PWR}}$			110	μΑ
I <sub>VREF_DISABLE</sub>	VREF disabled current consumption mode 0	Use standard mode 0. $\overline{\text{EN}}$ = 5 V. Measure current into VREF			10	μΑ
I <sub>VPWR_MODE0</sub>	V <sub>PWR</sub> pperating current consumption	Use standard mode 0. $\overline{\text{EN}}$ = 0 V. Measure current into $V_{\text{PWR}}$			250	μΑ
I <sub>VPWR_MODE1</sub>	V <sub>PWR</sub> operating current consumption	Use standard mode 1. $\overline{\text{EN}}$ = 0 V. Measure current into $V_{\text{PWR}}$			350	μΑ
I <sub>VREF</sub>	VREF operating current consumption mode 0	Use standard mode 0. $\overline{\text{EN}}$ = 0 V. Measure current into $V_{\text{REF}}$		12	20	μΑ
I <sub>CHG_VREF</sub>	VREF fast charge current	Standard mode 1. 0.1 $\mu$ F < $C_{VREF}$ < 3 $\mu$ F. Set-up for charging to 3.3 V. Use a high voltage capacitor that does not derate capacitance up the 3.3 V. Measure slope to calculate the current when $C_{VREF}$ cap is being charged. Test to check this OPEN LOOP method		22		mA



## **Power Supply and Supply Current Consumption Chracteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>D_OFF_LEAK_S</sub> TB		Mode 0. Measured flowing into D+ or D- supply, $V_{PWR} = 0$ V, VD+ or VD- = 18 V, $\overline{EN} = 0$ V, $V_{REF} = 0$ V, D± = 0 V	-1		1	μΑ
I <sub>D_ON_LEAK_ST</sub>		Mode 0. Measured flowing into D+ or D- supply, $V_{PWR} = 5$ V, VD+ or VD- = 18 V, $\overline{EN} = 0$ V, $V_{REF} = 3.3$ V, D± = 0 V	-1		1	
I <sub>VD_OFF_LEAK_</sub> STB		Mode 0. Measured flowing out of $\overline{VD}$ + or $\overline{VD}$ - supply, $\overline{V_{PWR}} = 0 \text{ V}$ , $\overline{VD}$ + or $\overline{VD}$ - = 18 V, $\overline{EN}$ = 0 V, $\overline{V_{REF}}$ = 0 V, $\overline{D\pm}$ = 0 V			120	μA
I <sub>VD_ON_LEAK_S</sub> TB		Mode 0. Measured flowing out of $\underline{VD}$ + or $\underline{VD}$ + supply, $\underline{V_{PWR}} = 5 \text{ V}$ , $\underline{VD}$ + or $\underline{VD}$ - = 18 V, $\overline{EN}$ = 0 V, $\underline{V_{REF}}$ = 3.3 V, $\underline{D\pm}$ = 0 V			120	μA
I <sub>VPWR_TO_VRE</sub> F_LEAK	Leakage from VPWR to VREF	Use standard mode 0. Set VREF = 0 V. Measured current flowing out of VREF pin			1	μΑ
I <sub>VREF_TO_VPW</sub> R_LEAK	Leakage from VREF to VPWR	Use standard mode 0. Set VPWR = 0 V. Measured as current flowing out of VPWR pin			1	μΑ

#### 6.9 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			MIN NOM	MAX	UNIT
ENABLE PIN	AND VREF FAST CHARGE				
T <sub>VREF_CHG</sub>	VREF fast charge time	Time between when 5 V is applied to $V_{PWR}$ , and $V_{REF}$ reaches $V_{VREF\_FAST\_CHG}$ . Needs to happen before or at same time $t_{ON\_STARTUP}$ completes	0.5	1	ms
T <sub>ON_STARTU</sub> P_MODE0	Device turnon time from UVLO mode 0	Mode 0. $\overline{EN}$ = 0 V, measured from V <sub>PWR</sub> and V <sub>REF</sub> = UVLO <sup>+</sup> to data FET ON, V <sub>PWR</sub> comes to UVLO <sup>+</sup> second. Place 3.3 V on VD±. Ramp VREF to 3.3 V, then VPWR to 5 V and measure the time it takes for D± to reach 90% of VD±	0.5	1	ms
T <sub>ON_STARTU</sub> P_MODE1	Device turnon time from UVLO mode 1	Informative. mode 1. $\overline{\text{EN}}$ = 0 V, measured from V <sub>PWR</sub> = UVLO <sup>+</sup> to data FET ON	0.5 + T <sub>CHG_C</sub> VREF		ms
T <sub>ON_STARTU</sub> P_MODE1_3.3V	Device turnon time from UVLO mode 1	Mode 1. $\overline{\text{EN}}$ = 0 V, measured from V <sub>PWR</sub> = UVLO <sup>+</sup> to data FET ON, C <sub>VREF</sub> = 1 $\mu$ F, V <sub>REF_FINAL</sub> = 3.3 V. Measure the time it takes for D± to reach 90% of VD±	0.6	1	ms
T <sub>ON_EN_MOD</sub>	Device turnon time mode 0	Mode 0. $V_{PWR} = 5 \text{ V}$ , $V_{REF} = 3.3 \text{ V}$ , time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±	150		μs
T <sub>ON_EN_MOD</sub>	Device turnon time mode 1	Mode 1. $V_{PWR} = 5 \text{ V}$ , $V_{REF\_INITIAL} = 0 \text{ V}$ , time from $\overline{EN}$ is asserted until data FET is $\overline{ON}$ . Place 3.3 $\overline{V}$ on $\overline{VD}$ ±, measure the time it takes for $D$ ± to reach 90% of $\overline{VD}$ ±	150 + T <sub>CHG_V</sub> REF		μs
T <sub>ON_EN_MOD</sub> E1_3.3V	Device turnon time mode 1 for VREF = 3.3 V	Mode 1. $V_{PWR} = 5$ V, $V_{REF\_INITIAL} = 0$ V, time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±. $C_{VREF} = 1$ $\mu$ F, VREF_FINAL = 3.3 V	300		μs
T <sub>OFF_EN</sub>	Device turnoff time	Mode 0 or 1. $V_{PWR}$ = 5 V, $V_{REF}$ = 3.3 V, time from $\overline{EN}$ is deasserted until data FET is off. Place 3.3 V on VD±, measure the time it takes for D± to fall to 10% of VD±, $R_{D\pm}$ = 45 $\Omega$	5		μs
T <sub>CHG_CVREF</sub>	Time to charge C <sub>VREF</sub>	Informative. Mode 1. Time from $V_{REF} = 0 \text{ V to } 80\% \times V_{REF\_FINAL}$ after EN transitions from high to low	(C <sub>VREF</sub> × 0.8 (VREF_FI NAL)/(I <sub>C</sub> HG_VREF )		s
T <sub>CHG_CVREF</sub> _3.3V	Time to charge $C_{\text{VREF}}$ to 3.3 V	Mode 1. Time from $V_{REF}$ = 0 V to 90% × 3.3 V after $\overline{EN}$ transitions from high to low, $C_{VREF}$ = 1 $\mu F$	132		μs

Submit Documentation Feedback



#### **Timing Requirements (continued)**

over operating free-air temperature range (unless otherwise noted)

•			MIN	NOM	MAY	UNIT
			IVIIIN	INOIN	MAX	OMI
T <sub>CHG_CVREF</sub> _0.66V	Time to charge $C_{\text{VREF}}$ to 0.66 $$ V	Mode 1. Time from $V_{REF}$ = 0 V to 90% × 0.63 V after $\overline{EN}$ transitions from high to low, $C_{VREF}$ = 1 $\mu F$ . $R_{TOP}$ = 47.5 $k\Omega$ ± 1%, $R_{BOT}$ = 150 $k\Omega$ ± 1%	om high to low, $C_{VREF} = 1 \mu F$ . $R_{TOP} = 47.5$			μs
OVERVOLTA	AGE PROTECTION					
t <sub>OVP_response</sub> _VBUS	OVP response time to VBUS	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 5 V and measure the time it takes D± voltage to reach 0.1 × VD±_CLAMP_MAX from the time the 5-V hot-plug is applied. $R_{LOAD\_D\pm} = 45~\Omega$ . (1) (2)		2		μs
t <sub>OVP_response</sub>	OVP response time	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 18 V and measure the time it takes D± voltage to reach 0.1 × VD±_CLAMP_MAX from the time the 18-V hot-plug is applied. $R_{LOAD\_D\pm}=45~\Omega^{(1)}$ $^{(2)}$		0.1	1	μs
t <sub>OVP_Recov</sub> _FLT	Recovery time FLT pin	Measured from OVP clear to FLT deassertion <sup>(1)</sup>		32		ms
t <sub>OVP_Recov</sub> _FET	Recovery time for data FET to turn back on	Measured from OVP clear until FET turns back on. Drop VD+ from 16 V to 3.3 V with $V_{REF} = 3.3$ V, measure time it takes for D+ to reach 90% of 3.3 V		32		ms
t <sub>OVP_ASSERT</sub>	FLT assertion time	Measured from OVP on VD+ or VD- to FLT assertion	12.6	18	23.4	ms

<sup>(1)</sup> Shown in Figure 1.(2) Specified by design, not production tested.





Figure 1. TPD2S701-Q1 Timing Diagram


# TEXAS INSTRUMENTS

#### 6.10 Typical Characteristics






#### **Typical Characteristics (continued)**






#### **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**





## 7 Parameter Measurement Information




Figure 19. ESD Setup



#### 8 Detailed Description


#### 8.1 Overview

The TPD2S701-Q1 is a 2-Channel Data Line Short-to- $V_{BUS}$  and IEC61000-4-2 ESD protection device for automotive high-speed interfaces like USB2.0. The TPD2S701-Q1 contains two data line nFET switches which ensure safe data communication while protecting the internal system circuits from any overvoltage conditions at the VD+ and VD- pins. On these pins, this device can handle overvoltage protection up to 7-V DC. This provides sufficient protection for shorting the data lines to the USB  $V_{BUS}$  rail.

Additionally, the TPD2S701-Q1 has a \$\overline{FLT}\$ pin which provides an indication when the device sees an overvoltage condition and automatically resets when the overvoltage condition is removed. The TPD2S701-Q1 also integrates IEC ESD clamps on the VD+ and VD- pins, thus eliminating the need for external TVS clamp circuits in the application.

The TPD2S701-Q1 has an internal oscillator and charge pump that controls the turnon of the internal nFET switches. The internal oscillator controls the timers that enable the charge pump and resets the open-drain  $\overline{FLT}$  output. If VD+ and VD- are less than  $V_{OVP}$ , the internal charge pump is enabled. After an internal delay, the charge-pump starts-up, turning on the internal nFET switches. At any time, if VD+ or VD- rises above  $V_{OVP}$ , TPD2S701-Q1 asserts  $\overline{FLT}$  pin LOW and the nFET switches are turned off.

#### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 OVP Operation

When the VD+, or VD- voltages rise above  $V_{OVP}$ , the internal nFET switches are turned off, protecting the transceiver from overvoltage conditions. The response is very rapid, with the FET switches turning off in less than 1  $\mu$ s. Before the OVP condition, the  $\overline{FLT}$  pin is High-Z, and is pulled HIGH via an external resistor to indicate there is no fault. Once the OVP condition occurs, the  $\overline{FLT}$  pin is asserted LOW. When the VD+, or VD-voltages returns below VOVP – VHYS-OVP, the nFET switches are turned on again. When the OVP condition is cleared and the nFETs are completely turned on, the  $\overline{FLT}$  is reset to high-Z.

#### 8.3.2 OVP Threshold




Figure 20. OVP Threshold

The OVP Threshold V<sub>OVP</sub> is set by V<sub>REF</sub> according to Equation 1, Equation 2 and Equation 3.

$$VOVP = 1.25 \times VREF$$
 (1)

$$VREF \leq 3.6 V$$
 (2)

$$VOVP = 4.5 \text{ V for VREF} > 3.6 \text{ V}$$

Equation 1, Equation 2 and Equation 3 yield the typical  $V_{OVP}$  values. See the parametric tables for the minimum and maximum values that include variation over temperature and process. Figure 20 gives a graphical representation of the relationship between  $V_{OVP}$  and  $V_{REF}$ .

 $V_{REF}$  can be set either by an external regulator (Mode 0) or an internal adjustable regulator (Mode 1). See the  $V_{REF}$  Operation section for more details on how to operate  $V_{REF}$  in Mode 0 and Mode 1.

#### 8.3.3 D± Clamping Voltage

The TPD2S701-Q1 provides a differentiated device architecture which allows the system designer to control the clamping voltage the protected transceiver sees from the D+ and D- pins. This architecture allows the system designer to minimize the amount of stress the transceiver sees during ESD events. The clamping voltage that appears on the D+ and D- lines during an ESD event obeys Equation 4.

$$VCLAMP_DP/M = VREF + VBR + IRDYN$$
(4)



#### **Feature Description (continued)**

Where  $V_{BR}$  approximately = 0.7 V,  $IR_{DYN}$  approximately = 1 V. By adjusting  $V_{REF}$ , the clamping voltage of the D+ and D- lines can be adjusted. As  $V_{REF}$  also controls the OVP threshold, take care to insure that the  $V_{REF}$  setting both satisfies the OVP threshold requirements while simultaneously optimizing system protection on the D+ and D- lines.

The size of the capacitor used on the  $V_{REF}$  pin also influences the clamping voltage as transient currents during ESD events flow into the  $V_{REF}$  capacitor. This causes the  $V_{REF}$  voltage to increase, and likewise the clamping voltage on D± according to Equation 4. The larger capacitor that is used, the better the clamping performance of the device is going to be. See the parametric tables for the clamping performance of the TPD2S701-Q1 with a 1- $\mu$ F capacitor.

#### 8.4 Device Functional Modes

The TPD2S701-Q1 has two modes of operation which vary the way the VREF pin functions. In Mode 0, the VREF pin is connected to an external regulator which sets the voltage on the VREF pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the VREF voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the VREF voltage to any voltage between 0.6 V and 3.8 V with two external resistors.



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TPD2S701-Q1 offers 2-channels of short-to-VBUS protection and IEC ESD protection for automotive high speed interfaces such as USB 2.0. For the overvoltage protection (OVP), this device integrates N-channel FET's which quickly isolate (200 ns) the protected circuitry in the event of an overvoltage condition on the VD+ and VD- lines. With respect to the ESD protection, the TPD2S701-Q1 has an internal clamping diode on each data line (VD+ and VD-) which provides 8-kV contact ESD protection and 15-kV air-gap ESD protection. More details on the internal components of the TPD2S701-Q1 can be found in the *Overview* section.

The TPD2S701-Q1 also has the ability to vary the OVP threshold based on the configuration of the Mode pin and the voltage present on the VREF pin (0.6 V-4.5 V). This functionality is discussed in greater depth in the OVP Threshold section. Once the VREF threshold is crossed, a fault is detectable to the user through the FLT pin, where 5 V on the pin indicates no fault is detected, and 0 V-0.4 V represents a fault condition. Figure 21 shows the TPD2S701-Q1 in a typical application, interfacing between the protected internal circuitry and the connector side, where ESD vulnerability is at its highest.

#### 9.2 Typical Application




Figure 21. USB 2.0 Port With Short-to-V<sub>BUS</sub> and IEC ESD Protection

Submit Documentation Feedback



#### Typical Application (continued)

#### 9.2.1 Design Requirements

#### 9.2.1.1 Device Operation

Table 1 gives the complete device functionality in response to the  $\overline{\text{EN}}$  pin, to overvoltage conditions at the connector (VD± pins), to thermal shutdown, and to the conditions of the V<sub>PWR</sub>, V<sub>REF</sub>, and MODE pins.

**Table 1. Device Operation Table** 

Functional Mode EN MODE VIDER VIDWD VID. TI FLT Comments												
Functional Mode	EN	MODE	VREF	VPWR	VD±	TJ	FLT	Comments				
NORMAL OPERA	TION											
Mode 0 unpowered 1	Х	$R_{bot} \le 2.6 \text{ k}\Omega$	Х	Х	Х	Х	Н	Device unpowered, data switches open				
Mode 0 unpowered 2	Х	R <sub>bot</sub> ≤ 2.6 kΩ	X	Х	Х	X	Н	Device unpowered, data switches open				
Mode 1 unpowered	Х	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	x	X	Х	X	Н	Device unpowered, data switches open				
Mode 0 disabled	Н	$R_{bot} \le 2.6 \text{ k}\Omega$	>UVLO	>UVLO	Х	<tsd< td=""><td>Н</td><td>Device disabled, data switches open</td></tsd<>	Н	Device disabled, data switches open				
Mode 1 disabled	Н	$R_{top} \mid \mid R_{bot} > 14 \text{ k}\Omega$	Set by R <sub>top</sub> and R <sub>bot</sub>	>UVLO	Х	<tsd< td=""><td>Н</td><td>Device disabled, data switches open, V<sub>REF</sub> is disabled</td></tsd<>	Н	Device disabled, data switches open, V <sub>REF</sub> is disabled				
Mode 0 enabled	L	$R_{bot} \le 2.6 \text{ k}\Omega$	>UVLO	>UVLO	<ovp< td=""><td><tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V<sub>REF</sub> is the value set by the power supply on V<sub>REF</sub></td></tsd<></td></ovp<>	<tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V<sub>REF</sub> is the value set by the power supply on V<sub>REF</sub></td></tsd<>	Н	Device enabled, data switches closed, V <sub>REF</sub> is the value set by the power supply on V <sub>REF</sub>				
Mode 1 enabled	L	R <sub>top</sub>     R <sub>bot</sub> > 14 kΩ	Set by R <sub>top</sub> and R <sub>bot</sub>	>UVLO	<ovp< td=""><td><tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V<sub>REF</sub> is the value set by the R<sub>top</sub> and R<sub>bot</sub> resistor divider</td></tsd<></td></ovp<>	<tsd< td=""><td>Н</td><td>Device enabled, data switches closed, V<sub>REF</sub> is the value set by the R<sub>top</sub> and R<sub>bot</sub> resistor divider</td></tsd<>	Н	Device enabled, data switches closed, V <sub>REF</sub> is the value set by the R <sub>top</sub> and R <sub>bot</sub> resistor divider				
FAULT CONDITIO	NS				!							
Mode 0 thermal shutdown	Х	R <sub>bot</sub> ≤ 2.6 kΩ	Х	>UVLO	х	>TSD	L	Thermal shutdown, data switches opened, FLT pin asserted				
Mode 1 thermal shutdown	Х	R <sub>top</sub>     R <sub>bot</sub> > 14 kΩ	Set by R <sub>top</sub> and R <sub>bot</sub>	>UVLO	Х	>TSD	L	Thermal shutdown, data switches opened, V <sub>REF</sub> is disabled, FLT pin asserted				
Mode 0 OVP fault	L	R <sub>bot</sub> ≤ 2.6 kΩ	>UVLO	>UVLO	>OVP	<tsd< td=""><td>L</td><td>Data line overvoltage protection mode. OVP is set relative to the voltage on V<sub>REF</sub>. Data switches opened, FLT pin asserted</td></tsd<>	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V <sub>REF</sub> . Data switches opened, FLT pin asserted				
Mode 1 OVP fault	L	R <sub>top</sub>     R <sub>bot</sub> > 14 kΩ	Set by R <sub>top</sub> and R <sub>bot</sub>	>UVLO	>OVP	<tsd< td=""><td>L</td><td>Data line overvoltage protection mode. OVP is set relative to the voltage on V<sub>REF</sub>. Data switches opened, fault pin asserted</td></tsd<>	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V <sub>REF</sub> . Data switches opened, fault pin asserted				

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 $V_{REF}$ Operation

The TPD2S701-Q1 has two modes of operation which vary the way the  $V_{REF}$  pin functions. In Mode 0, the  $V_{REF}$  pin is connected to an external regulator which sets the voltage on the  $V_{REF}$  pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the  $V_{REF}$  voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the  $V_{REF}$  voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

#### 9.2.2.1.1 Mode 0

To set the device into Mode 0, ensure that  $R_{bot}$ , resistance between the MODE pin and ground, is less than 2.6 k $\Omega$ . The easiest way to implement Mode 0 is to directly connect the mode pin to GND on your PCB. With this resistance condition met, connect  $V_{REF}$  to an external regulator to set the  $V_{REF}$  voltage.



#### 9.2.2.1.2 Mode 1

To operate in Mode 1, ensure that  $R_{top} \parallel R_{bot}$ , resistance between the MODE pin and ground, is greater than 14 k $\Omega$ . This is accomplished by insuring  $R_{top} \parallel R_{bot} > 14$  k $\Omega$  because when the device is initially powered up,  $V_{REF}$  is at ground until the internal circuitry recognizes if the device is in Mode 1 or Mode 2.

In Mode 1,  $V_{REF}$  is set by using an internal regulator to set the voltage. Using a resistor divider off of a feedback comparator is how to set  $V_{REF}$ , similar to a standard LDO or DC/DC.  $V_{REF}$  is set in Mode 1 according to Equation 5.

$$V_{REF} = \frac{V_{MODE}(R_{TOP} + R_{BOT})}{R_{BOT}}$$
(5)

Equation 5 yields the typical value for  $V_{REF}$ . When using ±1% resistors  $R_{TOP}$  and  $R_{BOT}$ ,  $V_{REF}$  accuracy is going to be ±5%. Therefore, the minimum and maximum values for  $V_{REF}$  can be calculated off of the typical  $V_{REF}$ . The parametric tables above give example  $R_{TOP}$  and  $R_{BOT}$  resistors to use for standard output  $V_{REF}$  voltages for Mode 1.

#### 9.2.2.2 Mode 1 Enable Timing

In Mode 1, when the TPD2S701-Q1 is disabled, the output regulator is disabled, leading  $V_{REF}$  to discharge to 0 V through  $R_{TOP}$  and  $R_{BOT}$ . It is desired for  $V_{REF}$  to be at 0 V when the device is disabled to minimize the clamping voltage during a power disabled ESD event. If  $V_{REF}$  is at 0 V, this holds D± near ground during these fault events.

When enabling the TPD2S701-Q1,  $V_{REF}$  is quickly charged up to insure a quick turnon time of the Data FETs. Data FET turnon is gated by  $V_{REF}$  reaching 80% of its final voltage plus 150  $\mu$ s to insure a proper OVP threshold is set before passing data. This prevents false OVPs due to normal operation. Because Data FET turnon is gated by charging the  $V_{REF}$  clamping capacitor, the size of the capacitor influences the turnon time of the Data switches. The TPD2S701-Q1's internal regulator uses a constant current source to quickly charge the  $V_{REF}$  clamping capacitor, so the charging time of  $C_{VREF}$  can easily be calculated with Equation 6.


$$tchg\_cvref = \frac{Cvref \times 0.8(VREFfinal)}{Ichg\_vref}$$
(6)

Where  $C_{VREF}$  is the clamping capacitance on  $V_{REF}$ ,  $VREF_{FINAL}$  is the final value  $V_{REF}$  is set to, and  $I_{CHG\_VREF} = 22$  mA (typical). If  $V_{REF} = 1$  V, 0.8 is used in the above equation because 80% of  $V_{REF}$  is the amount of time that gates the turnon of the Data FETs. Once  $t_{CHG\_CVREF}$  is calculated, the typical turnon time of the Data FETs can be calculated from Equation 7.

 $ton_{en_{mode1}} = tchg_{cvref} + 150 \,\mu s$  (7)



#### 9.2.3 Application Curves



#### 10 Power Supply Recommendations

#### 10.1 V<sub>PWR</sub> Path

The  $V_{PWR}$  pin provides power to the TPD2S701-Q1. A 10- $\mu$ F capacitor is recommended on  $V_{PWR}$  as close to the pin as possible for localized decoupling of transients. A supply voltage above the UVLO threshold for  $V_{PWR}$  must be supplied for the device to power on.

## 10.2 V<sub>REF</sub> Pin

The  $V_{REF}$  pin provides a voltage reference for the data switch OVP level as well as a bypass for ESD clamping. A 1- $\mu$ F capacitor must be placed as close to the pin as possible and the supply must be set to be above the UVLO threshold for  $V_{REF}$ .



#### 11 Layout

#### 11.1 Layout Guidelines

Proper routing and placement maintains signal integrity for high-speed signals. The following guidelines apply to the TPD2S701-Q1:

- Place the bypass capacitors as close as possible to the VPWR and VREF pins. Capacitors must be attached
  to a solid ground. This minimizes voltage disturbances during transient events such as ESD or overcurrent
  conditions.
- High speed traces (data switch path) must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the VD+, VD- pins as well:

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

#### 11.2 Layout Example




Figure 24. TPD2S701-Q1 Layout



#### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

TPD2S701-Q1 Evaluation Module User's Guide

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

#### PACKAGE OPTION ADDENDUM



10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD2S701QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	15R	Samples
TPD2S701QDSKRQ1	ACTIVE	SON	DSK	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14H	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

www.ti.com 17-Jul-2020

### TAPE AND REEL INFORMATION





Α0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPD2S701QDSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

www.ti.com 17-Jul-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
TPD2S701QDSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4225304/A





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

## 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)