











**TPS7A8101** 

ZHCS599B - DECEMBER 2011 - REVISED AUGUST 2015

## TPS7A8101 低噪声、高带宽、 高 PSRR、低压降 1A 线性稳压器

## 特性

- 具有使能功能的低压降 1A 稳压器
- 可调节输出电压: 0.8V 至 6V
- 宽带宽高 PSRR:
  - 1kHz 时为 80dB
  - 100kHz 时为 60dB
  - 1MHz 时为 54dB
- 低噪音: 23.5µV<sub>RMS</sub>典型值 (100Hz 至 100kHz)
- 与一个 4.7µF 电容搭配工作时保持稳定
- 出色的负载和线路瞬态响应
- 总体精度 3% (在负载、线路、温度范围内)
- 过流和过热保护
- 极低压降: 1A 时的典型值为 170mV
- 封装方式: 3mm x 3mm 小外形尺寸无引线 (SON)-8

## 2 应用范围

- 电信基础设施
- 音频
- 高速接口 (I/F) (锁相环 (PLL) 和压控振荡器 (VCO))

## 3 说明

TPS7A8101是一款低压差线性稳压器(LDO), 此稳压 器可在噪音情况下可提供出色的性能以及输出端的电源 抑制比(PSRR)。这个LDO使用一个先进的双极CMOS (BiCMOS)工艺和一个功率场效应晶体管(PMOSFET) 无源器件来实现极低噪音,优良的瞬态响应,和出色的 PSRR性能。

TPS7A8101 器件与 4.7µF 陶瓷输出电容搭配工作时可 保持稳定,并且使用了一个精密电压基准和反馈环路, 从而在所有负载、线路、过程和温度变化范围内至少实 现 3% 的精度。


该器件的额定温度范围为  $T_J = -40^{\circ}$ C 至 125°C,采用 带有散热焊盘的 3mm × 3mm、小外形尺寸无引线 (SON)-8 封装。

## 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS7A8101	SON (8)	3.00mm x 3.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## 典型应用电路





$\neg$	
אגיוד	

1	特性 1	8	Application and Implementation	13
2	应用范围 1		8.1 Application Information	13
3	说明1		8.2 Typical Application	13
4	修订历史记录 2	9	Power Supply Recommendations	15
5	Pin Configuration and Functions	10	Layout	16
6	Specifications4		10.1 Layout Guidelines	16
•	6.1 Absolute Maximum Ratings		10.2 Layout Example	16
	6.2 ESD Ratings		10.3 Thermal Protection	16
	6.3 Recommended Operating Conditions 4		10.4 Power Dissipation	17
	6.4 Thermal Information		10.5 Estimating Junction Temperature	17
	6.5 Electrical Characteristics	11	器件和文档支持	19
	6.6 Typical Characteristics		11.1 器件支持	19
7	Detailed Description 11		11.2 文档支持	19
•	7.1 Overview		11.3 社区资源	19
	7.2 Functional Block Diagram		11.4 商标	19
	7.3 Feature Description		11.5 静电放电警告	19
	7.4 Device Functional Modes		11.6 Glossary	19
	20.00	12	机械、封装和可订购信息	19

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

## Changes from Revision A (April 2012) to Revision B

**Page** 


#### Changes from Original (December 2011) to Revision A

Page



## 5 Pin Configuration and Functions

## DRB PACKAGE 8-Pin SON With Exposed Thermal Pad Top View



## **Pin Functions**

P	IN	I/O	DESCRIPTION		
NAME	NO.	2	DESCRIPTION		
EN	5	I	Driving this pin high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the <i>Shutdown</i> section for more details. EN must not be left floating and can be connected to IN if not used.		
FB	3	I	This pin is the input to the control-loop error amplifier and is used to set the output voltage of the device		
GND	4, pad		Ground		
INI	7	_	Have guided input ourally		
IN	8	ı	Unregulated input supply		
NR	6	_	Connect an external capacitor between this pin and ground to reduce output noise to very low levels. The capacitor also slows down the V <sub>OUT</sub> ramp (RC softstart).		
OUT	1	0	Populator output: A 4.7 uE or larger connector of any type is required for stability		
001	JT O Reg		Regulator output. A 4.7-µF or larger capacitor of any type is required for stability.		



## **Specifications**

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1)

-		MIN	MAX	UNIT
	IN	-0.3	7	
Voltage	FB, NR	-0.3	3.6	V
	EN	-0.3	$V_{IN} + 0.3^{(2)}$	V
	OUT	-0.3	7	
Current	OUT	Interna	lly Limited	Α
Tanananatura	Operating virtual junction, T <sub>J</sub>	-55	150	°C
Temperature	Storage, T <sub>stg</sub>	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolutemaximum-rated conditions for extended periods my affect device reliability.  $V_{EN}$  absolute maximum rating is  $V_{IN} + 0.3 \text{ V}$  or +7 V, whichever is smaller.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

0 10: op 0:	over operating not an temperature range (united out of most noted)				
		MIN	MAX	UNIT	
$V_{I}$	Input voltage	2.2	6.5	V	
Io	Output current	0	1	Α	
$T_A$	Operating free air temperature	-40	125	°C	

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DRV (SON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

Over the operating temperature range of  $T_J = -40^{\circ}C$  to +125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5$  V or 2.2 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = 2.2$  V,  $C_{OUT} = 4.7$   $\mu$ F,  $C_{NR} = 0.01$   $\mu$ F, and  $C_{BYPASS} = 0$   $\mu$ F, unless otherwise noted. TPS7A8101 is tested at  $V_{OUT} = 0.8$  V and  $V_{OUT} = 6$  V. Typical values are at  $T_J = 25^{\circ}C$ .

	PARAMETER	TEST CONDIT	TEST CONDITIONS		TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range <sup>(1)</sup>			2.2		6.5	V
V <sub>NR</sub>	Internal reference			0.79	0.8	0.81	V
	Output voltage range			0.8		6	V
V <sub>OUT</sub>	Output accuracy <sup>(2)</sup>	$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 6 \text{ V}, V_{IN} \le 100 \text{ mA} \le 100 \text{ mA}, 0^{\circ}\text{C}$		-2%		2%	
	Output accuracy (-)	$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 6.5 \text{ V}, V_{I}$ 100 mA $\le I_{OUT} \le 1 \text{ A}$	<sub>N</sub> ≥ 2.2 V,	-3%	±0.3%	3%	
$\Delta V_{O(\Delta VI)}$	Line regulation	$V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le 6.5$ $I_{OUT} = 100 \text{ mA}$	V, V <sub>IN</sub> ≥ 2.2 V,		150		μV/V
$\Delta V_{O(\Delta IL)}$	Load regulation	100 mA ≤ I <sub>OUT</sub> ≤ 1 A			2		μV/mA
		$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 6.5 \text{ V}, V_{I}$ $I_{OUT} = 500 \text{ mA}, V_{FB} = \text{GND or}$				250	
$V_{DO}$	Dropout voltage <sup>(3)</sup>	$V_{OUT}$ + 0.5 V $\leq$ $V_{IN}$ $\leq$ 6.5 V, $V_{I}$ $I_{OUT}$ = 750 mA, $V_{FB}$ = GND or				350	mV
		$V_{OUT}$ + 0.5 V $\leq$ $V_{IN}$ $\leq$ 6.5 V, $V_{I}$ $I_{OUT}$ = 1 A, $V_{FB}$ = GND or $V_{SN}$				500	
I <sub>LIM</sub>	Output current limit	$V_{OUT} = 0.85 \times V_{OUT(NOM)}, V_{IN}$	≥ 3.3 V	1100	1400	2000	mA
I <sub>GND</sub>	Ground pin current	I <sub>OUT</sub> = 1 mA		60		100	μA
'GND	Ground par current	I <sub>OUT</sub> = 1 A				350	μπ
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )	$V_{EN} \le 0.4 \text{ V}, V_{IN} \ge 2.2 \text{ V}, R_L = 1 \text{ k}\Omega,$ $0^{\circ}\text{C} \le T_J \le 85^{\circ}\text{C}$			0.2	2	μΑ
$I_{FB}$	Feedback pin current	$V_{IN} = 6.5 \text{ V}, V_{FB} = 0.8 \text{ V}$			0.02	1	μΑ
	Power-supply rejection ratio		f = 100 Hz	80		·	
		V <sub>IN</sub> = 4.3 V, V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 750 mA	f = 1 kHz		82		dB
PSRR			f = 10 kHz		78		
			f = 100 kHz		60		
		f = 1 MHz			54		
V <sub>n</sub>	Output noise voltage	$BW = 100 \text{ Hz to } 100 \text{ kHz}, \\ V_{\text{IN}} = 3.8 \text{ V}, V_{\text{OUT}} = 3.3 \text{ V}, \\ I_{\text{OUT}} = 100 \text{ mA}, C_{\text{NR}} = C_{\text{BYPAS}}$	<sub>S</sub> = 470 nF		23.5		$\mu V_{RMS}$
V	Fachla bigh (anablad)	$2.2 \text{ V} \le \text{V}_{\text{IN}} \le 3.6 \text{ V}, \text{R}_{\text{L}} = 1 \text{ k}\Omega$	)	1.2			V
V <sub>EN(HI)</sub>	Enable high (enabled)	$3.6 \text{ V} < \text{V}_{\text{IN}} \le 6.5 \text{ V}, \text{ R}_{\text{L}} = 1 \text{ k}\Omega$	)	1.35			V
V <sub>EN(LO)</sub>	Enable low (shutdown)	$R_L = 1 \text{ k}\Omega$		0		0.4	V
I <sub>EN(HI)</sub>	Enable pin current, enabled	$V_{IN} = V_{EN} = 6.5 \text{ V}$			0.02	1	μΑ
t <sub>STR</sub>	Start-up time	$V_{OUT(NOM)} = 3.3 \text{ V}, V_{OUT} = 0\% \text{ to } 90\% \text{ V}_{OUT(NOM)}, \\ R_L = 3.3 \text{ k}\Omega, C_{OUT} = 10 \mu\text{F}, C_{NR} = 470 \text{ nF}$			80		ms
UVLO	Undervoltage lockout	$V_{IN}$ rising, $R_L = 1 \text{ k}\Omega$		1.86	2	2.10	V
3410	Hysteresis	$V_{IN}$ falling, $R_L = 1 \text{ k}\Omega$			75		mV
т	Thormal abutdown town areturn	Shutdown, temperature increa	asing		160		°C
T <sub>SD</sub>	Thermal shutdown temperature	Reset, temperature decreasing	g		140		°C
$T_J$	Operating junction temperature			-40		125	°C


<sup>(1)</sup> Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.2 V, whichever is greater.

 <sup>(1)</sup> Willimit V<sub>IN</sub> = V<sub>OUT</sub> + V<sub>DO</sub> of 2.2 V, Whichever is greater.
 (2) The TPS7A8101 does not include external resistor tolerances and it is not tested at this condition: V<sub>OUT</sub> = 0.8 V, 4.5V ≤ V<sub>IN</sub> ≤ 6.5 V, and 750 mA ≤ I<sub>OUT</sub> ≤ 1 A because the power dissipation is greater than the maximum rating of the package.
 (3) V<sub>DO</sub> is not measured for fixed output voltage devices with V<sub>OUT</sub> < 1.7 V because minimum V<sub>IN</sub> = 2.2 V.



## 6.6 Typical Characteristics


At  $V_{Onom} = 3.3 \text{ V}$ ,  $V_I = V_{Onom} + 0.5 \text{ V}$  or 2.2 V (whichever is greater),  $I_O = 100 \text{ mA}$ ,  $V_{(EN)} = V_I$ ,  $C_{(IN)} = 1 \text{ }\mu\text{F}$ ,  $C_{(OUT)} = 4.7 \text{ }\mu\text{F}$ , and  $C_{(NR)} = 0.01 \text{ }\mu\text{F}$ ; all temperature values refer to  $T_J$ , unless otherwise noted.





## **Typical Characteristics (continued)**


At  $V_{Onom}$  = 3.3 V,  $V_I$  =  $V_{Onom}$  + 0.5 V or 2.2 V (whichever is greater),  $I_O$  = 100 mA,  $V_{(EN)}$  =  $V_I$ ,  $C_{(IN)}$  = 1  $\mu$ F,  $C_{(OUT)}$  = 4.7  $\mu$ F, and  $C_{(NR)}$  = 0.01  $\mu$ F; all temperature values refer to  $T_J$ , unless otherwise noted.



## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**


At  $V_{Onom}$  = 3.3 V,  $V_I$  =  $V_{Onom}$  + 0.5 V or 2.2 V (whichever is greater),  $I_O$  = 100 mA,  $V_{(EN)}$  =  $V_I$ ,  $C_{(IN)}$  = 1  $\mu$ F,  $C_{(OUT)}$  = 4.7  $\mu$ F, and  $C_{(NR)}$  = 0.01  $\mu$ F; all temperature values refer to  $T_J$ , unless otherwise noted.





## **Typical Characteristics (continued)**

At  $V_{Onom}$  = 3.3 V,  $V_I$  =  $V_{Onom}$  + 0.5 V or 2.2 V (whichever is greater),  $I_O$  = 100 mA,  $V_{(EN)}$  =  $V_I$ ,  $C_{(IN)}$  = 1  $\mu$ F,  $C_{(OUT)}$  = 4.7  $\mu$ F, and  $C_{(NR)}$  = 0.01  $\mu$ F; all temperature values refer to  $T_J$ , unless otherwise noted.




(RMS noise (100 Hz to 100 kHz))

(RMS noise (100 Hz to 100 kHz))

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

At  $V_{Onom}$  = 3.3 V,  $V_I$  =  $V_{Onom}$  + 0.5 V or 2.2 V (whichever is greater),  $I_O$  = 100 mA,  $V_{(EN)}$  =  $V_I$ ,  $C_{(IN)}$  = 1  $\mu$ F,  $C_{(OUT)}$  = 4.7  $\mu$ F, and  $C_{(NR)}$  = 0.01  $\mu$ F; all temperature values refer to  $T_J$ , unless otherwise noted.





## 7 Detailed Description

#### 7.1 Overview

The TPS7A8101 device belongs to a family of new-generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) even with very low headroom ( $V_I - V_O$ ). A noise-reduction capacitor ( $C_{(NR)}$ ) at the NR pin and a bypass capacitor ( $C_{(BYPASS)}$ ) decrease noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges the noise-reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from  $-40^{\circ}$ C to  $125^{\circ}$ C.

## 7.2 Functional Block Diagram




Figure 30. Functional Block Diagram

#### 7.3 Feature Description

#### 7.3.1 Internal Current Limit

The TPS7A8101 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS7A8101 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

#### 7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.



## **Feature Description (continued)**

#### 7.3.3 Start-Up

Through a lower resistance, the bandgap reference can quickly charge the noise reduction capacitor ( $C_{NR}$ ). The TPS7A8101 has a *quick-start* circuit to quickly charge  $C_{NR}$ , if present; see the . At start-up, this quick-start switch is closed, with only 33 k $\Omega$  of resistance between the bandgap reference and the NR pin. The quick-start switch opens approximately 100 ms after any device enabling event, and the resistance between the bandgap reference and the NR pin becomes higher in value (approximately 250 k $\Omega$ ) to form a very good low-pass (RC) filter. This low-pass filter achieves very good noise reduction for the reference voltage.

Inrush current can be a problem in many applications. The 33-k $\Omega$  resistance during the start-up period is intentionally put there to slow down the reference voltage ramp up, thus reducing the inrush current. For example, the capacitance of connecting the recommended  $C_{NR}$  value of 0.47  $\mu$ F along with the 33-k $\Omega$  resistance causes approximately 80-ms RC delay. Start-up time with the other  $C_{NR}$  values can be calculated as:

$$t_{STR}$$
 (s) = 170,000 x  $C_{NR}$  (F) (1)

Although the noise reduction effect is nearly saturated at 0.47  $\mu$ F, connecting a  $C_{NR}$  value greater than 0.47  $\mu$ F can help reduce noise slightly more; however, start-up time will be extremely long because the quick-start switch opens after approximately 100 ms. That is, if  $C_{NR}$  is not fully charged during this 100-ms period,  $C_{NR}$  finishes charging through a higher resistance of 250  $k\Omega$ , and takes much longer to fully charge.

A low leakage C<sub>NR</sub> should be used; most ceramic capacitors are suitable.

## 7.3.4 Undervoltage Lock-Out (UVLO)

The TPS7A8101 uses an undervoltage lock-out circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a de-glitch feature so that it typically ignores undershoot transients on the input if they are less than 50-us duration.

#### 7.4 Device Functional Modes

Driving the EN pin over 1.2 V for  $V_I$  from 2.2 V to 3.6 V or 1.35 V for  $V_I$  from 3.6 V to 6.5 V turns on the regulator. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode.

In shutdown, the current consumption of the device is reduced to 0.02  $\mu A$  typically.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS7A8101 belongs to a family of new generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) at very low headroom ( $V_{IN} - V_{OUT}$ ). A noise reduction capacitor ( $C_{NR}$ ) at the NR pin and a bypass capacitor ( $C_{BYPASS}$ ) bypass noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges the noise reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### 8.1.1 Recommended Component Values

**Table 1. Recommended Capacitor Values** 

SYMBOL	NAME	VALUE
C <sub>IN</sub>	Input capacitor	10 µF
C <sub>OUT</sub>	Output capacitor	10 μF
C <sub>NR</sub>	Noise reduction capacitor between NR and GND	470 nF
C <sub>BYPASS</sub>	Noise reduction capacitor across R <sub>1</sub>	470 nF

Table 2. Recommended Feedback Resistor Values for Common Output Voltages

V <sub>out</sub>	R <sub>1</sub>	R <sub>2</sub>
0.8 V	0 Ω (Short)	10 kΩ
1 V	2.49 kΩ	10 kΩ
1.2 V	4.99 kΩ	10 kΩ
1.5 V	8.87 kΩ	10 kΩ
1.8 V	12.5 kΩ	10 kΩ
2.5 V	21 kΩ	10 kΩ
3.3 V	30.9 kΩ	10 kΩ
5 V	52.3 kΩ	10 kΩ

## 8.2 Typical Application

Figure 31 illustrates the connections for the device.




Figure 31. Typical Application Circuit



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

## 8.2.1.1 Dropout Voltage

The TPS7A8101 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device in dropout behaves the same way as a resistor.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is shown in Figure 19 and Figure 20 in the *Typical Characteristics* section.

#### 8.2.1.2 Minimum Load

The TPS7A8101 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS7A8101 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

#### 8.2.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-µF to 1-µF low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1-µF input capacitor may be necessary to ensure stability.

The TPS7A8101 is designed to be stable with standard ceramic capacitors of capacitance values 4.7  $\mu$ F or larger. This device is evaluated using a 10- $\mu$ F ceramic capacitor of 10-V rating, 10% tolerance, X5R type, and 0805 size (2 mm × 1.25 mm).

X5R- and X7R-type capacitors are highly recommended because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1  $\Omega$ .

#### 8.2.2 Detailed Design Procedure

The voltage on the FB pin sets the output voltage and is determined by the values of  $R_1$  and  $R_2$ . The values of  $R_1$  and  $R_2$  can be calculated for any voltage using the formula given in Equation 2:

$$V_{OUT} = \frac{(R_1 + R_2)}{R_2} \times 0.800$$
 (2)

Table 2 shows sample resistor values for common output voltages. In Table 2, E96 series resistors are used, and all values meet 1% of the target  $V_{OUT}$ , assuming resistors with zero error. For the actual design, pay attention to any resistor error factors. Using lower values for  $R_1$  and  $R_2$  reduces the noise injected from the FB pin.

## 8.2.2.1 Output Noise

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor ( $C_{NR}$ ) is used with the TPS7A8101, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. If a bypass capacitor ( $C_{BYPASS}$ ) across the high-side feedback resistor ( $R_1$ ) is used with the TPS7A8101 in addition to  $C_{NR}$ , noise from these other sources can also be significantly reduced.

To maximize noise performance in a given application, use a 0.47- $\mu F$  noise-reduction capacitor plus a 0.47- $\mu F$  bypass capacitor.



## **Typical Application (continued)**

#### 8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases duration of the transient response. Line transient performance can be improved by using a larger noise reduction capacitor ( $C_{NR}$ ) and/or bypass capacitor ( $C_{BYPASS}$ ).

#### 8.2.3 Application Curve




Figure 32. Enable Pulse Response

## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.2 V to 6.5 V. The input voltage range should provide adequate headroom for the device to have a regulated output. This input supply should be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.



## 10 Layout

## 10.1 Layout Guidelines

## 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

## 10.2 Layout Example




Figure 33. TPS7A8101 Layout Example

## 10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A8101 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A8101 into thermal shutdown degrades device reliability.



#### 10.4 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 3:


$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the printed-circuit-board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 4:

$$R_{\theta JA} = \frac{(+125^{\circ}C - T_A)}{P_D} \tag{4}$$

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 34.



Note:  $\theta_{JA}$  value at board size of 9 in<sup>2</sup> (that is, 3 in x 3 in) is a JEDEC standard.

Figure 34.  $\theta_{JA}$  vs Board Size

Figure 34 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

#### NOTE

When the device is mounted on an application PCB, it is strongly recommended to use  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the *Estimating Junction Temperature* section.

#### 10.5 Estimating Junction Temperature

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 5). For backwards compatibility, an older  $\theta_{JC}$ , *Top* parameter is listed as well.

$$\Psi_{JT}: \quad T_{J} = T_{T} + \Psi_{JT} \cdot P_{D}$$

$$\Psi_{JB}: \quad T_{J} = T_{B} + \Psi_{JB} \cdot P_{D}$$
(5)



## **Estimating Junction Temperature (continued)**

Where  $P_D$  is the power dissipation shown by Equation 4,  $T_T$  is the temperature at the center-top of the IC package, and  $T_B$  is the PCB temperature measured 1 mm away from the IC package *on the PCB surface* (as Figure 35 shows).




Figure 35. Measuring Points for T<sub>T</sub> and T<sub>B</sub>

#### **NOTE**

Both  $T_T$  and  $T_B$  can be measured on actual application boards using an infrared thermometer.

For more information about measuring  $T_T$  and  $T_B$ , see the application note SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com.

By looking at Figure 36, the new thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) have very little dependency on board size. That is, using  $\Psi_{JT}$  or  $\Psi_{JB}$  with Equation 5 is a good way to estimate  $T_J$  by simply measuring  $T_T$  or  $T_B$ , regardless of the application board size.




Figure 36.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size

For a more detailed discussion of why TI does not recommend using  $\theta_{\text{JC(top)}}$  to determine thermal characteristics, refer to application report SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com. For further information, refer to application report SPRA953, *IC Package Thermal Metrics*, also available on the TI website.



## 11 器件和文档支持

#### 11.1 器件支持

#### 11.1.1 器件命名规则

产品	V <sub>OUT</sub>
TPS7A8101 <i>yyyz</i>	YYY 为封装标识符。 Z 为封装数量。

## 11.2 文档支持

## 11.2.1 相关文档

相关文档如下:

- 《LDO 噪声详细检查》, SLYT489
- 《LDO 在接近压降电压时的性能》, SBVA029
- TPS7A8101EVM 评估模块, SLVU600
- LDO 的宽带宽 PSRR 作者 Nogawa 和 Van Renterghem Bodo's Power Systems®: 运动和转换中的电子元器件, 2011 年 3 月

## 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商标

E2E is a trademark of Texas Instruments.

Bodo's Power Systems is a registered trademark of Arlt Bodo.

All other trademarks are the property of their respective owners.

## 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 27-Sep-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A8101DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAU	Samples
TPS7A8101DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAU	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com 27-Sep-2023

#### OTHER QUALIFIED VERSIONS OF TPS7A8101:

Automotive: TPS7A8101-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects





www.ti.com 19-Sep-2023

## TAPE AND REEL INFORMATION



## 

	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A8101DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A8101DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 19-Sep-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A8101DRBR	SON	DRB	8	3000	346.0	346.0	33.0
TPS7A8101DRBT	SON	DRB	8	250	182.0	182.0	20.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)