











bq24780S

ZHCSG48C - APRIL 2015 - REVISED MARCH 2017

bq24780S 1 到 4 节混合动力升压模式电池充电控制器 (支持电源监视和处理器热量监视)

1 特性

- 支持混合动力升压模式的工业创新型充电控制器
 - 适配器和电池一同为系统供电,支持 Intel[®]CPU Turbo 模式
 - 进入升压模式的超快瞬态响应时间为 150µs
 - 混合动力升压模式由 4.5 至 24V 系统供电
 - 1到4节电池由4.5至24V适配器充电
- 高精度电源和电流监视,实现 CPU 节能
 - 全面的 PROCHOT 功能
 - ±2% 电流监视精度
 - ±5% 系统电源监视精度 (PMON)
- 可自动选择适配器或电池作为 NMOS 电源
 - ACFET 在 100µs 内快速接通
- 可编程的输入电流、充电电压、充电和放电电流限值
 - ±0.4% 充电电压(16mV 步长)
 - ±2% 输入电流(128mA/步长)
 - ±2% 充电电流(64mA/步长)
 - ±2% 放电电流(512mA/步长)

高集成

- 电池 LEARN (学习)功能
- 电池状态监视器
- 升压模式指示器
- 环路补偿
- BTST 二极管
- 针对 过压保护、 过流保护、电池、电感器和 MOSFET 短路保护的增强型安全特性
- 开关频率: 600kHz、800kHz 和 1MHz
- 可对 ILIM 引脚进行实时系统控制以限制充电电流 和放电电流
- 适用于 Energy Star 的 0.65mA 适配器待机静态电

2 应用

- 笔记本、超极本、可拆卸平板电脑和常规平板电脑
- 手持式终端
- 工业用和医疗用设备
- 便携式设备

3 说明

bq24780S 器件是一款高效同步电池充电器,所含元件数较少,适用于空间受限的多化合物电池充电应用。

bq24780S 器件支持混合动力升压模式(之前称之为 "涡轮升压模式")。当系统电源需求突然超过适配器最 大电源水平时,可利用此模式对系统放电。这样适配器 就不会受损。

bq24780S 器件利用两个电荷泵分别驱动 N 通道 MOSFET(ACFET、RBFET 和 BATFET),以便自 动选择系统电源。

系统电源管理微控制器可以通过 SMBus 对具有较高调节精度的输入电流、充电电流、放电电流和充电电压 DAC 进行编程。


bq24780S 器件可监视适配器电流 (IADP)、电池放电电流 (IDCHG) 和系统电源 (PMON),以便主机根据需要控制 CPU 速度回落或减少系统电源。

bq24780S 器件可对 1、2、3 或 4 节串联锂离子电池充电。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
bq24780S	WQFN (28)	$4.00 \times 4.00 \text{mm}^2$

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。






		目录			
1	特性	1		7.4 Device Functional Modes	22
2	应用			7.5 Programming	23
3	说明	1		7.6 Register Maps	25
4	修订历史记录		8	Application and Implementation	36
5	Pin Configuration and Functions			8.1 Application Information	
6	Specifications			8.2 Typical Applications	36
•	6.1 Absolute Maximum Ratings		9	Power Supply Recommendations	44
	6.2 ESD Ratings		10	Layout	44
	6.3 Recommended Operating Conditions			10.1 Layout Guidelines	44
	6.4 Thermal Information			10.2 Layout Examples	45
	6.5 Electrical Characteristics	6	11	器件和文档支持	48
	6.6 Timing Requirements	1		11.1 接收文档更新通知	48
	6.7 Typical Characteristics	3		11.2 社区资源	48
7	Detailed Description 14	1		11.3 商标	48
	7.1 Overview	4		11.4 静电放电警告	
	7.2 Functional Block Diagram	5		11.5 Glossary	
	7.3 Feature Description	6	12	机械、封装和可订购信息	48

4 修订历史记录

Changes from Revision B (April 2015) to Revision C	Page
• 完整数据表到产品文件夹	1
Changes from Revision A (April 2015) to Revision B	Page
Changed the Description for pin 22 (GND) in the Pin Functions table	4
Changed the Thermal Pad to PowerPAD in the Pin Functions table	4
Changed 16X to 20X on the SRP and SRN pins of the Functional Block Diagram	15
• Changed C4 From: 0.01 μF To: 0.1 μF in 🗵 17	36
Changes from Original (April 2015) to Revision A	Page
Changes from Original (April 2015) to Revision A Changed V _(ACOC) in the <i>Electrical Characteristics</i> , MIN From: 190% To: 180%, MAX From: 215% To: 220%	
	9
 Changed V_(ACOC) in the <i>Electrical Characteristics</i>, MIN From: 190% To: 180%, MAX From: 215% To: 220% 	9 17
 Changed V_(ACOC) in the <i>Electrical Characteristics</i>, MIN From: 190% To: 180%, MAX From: 215% To: 220% Changed "ChargeOption() bit [0] = 0" To: REG0x12[0] in <i>Enable and Disable Charging</i> 	9 17
 Changed V_(ACOC) in the <i>Electrical Characteristics</i>, MIN From: 190% To: 180%, MAX From: 215% To: 220% Changed "ChargeOption() bit [0] = 0" To: REG0x12[0] in <i>Enable and Disable Charging</i> Changed " (REG0x12[1])" To: (REG0x12[0]=1) in <i>Enable and Disable Charging</i> 	9 17 17
 Changed V_(ACOC) in the <i>Electrical Characteristics</i>, MIN From: 190% To: 180%, MAX From: 215% To: 220% Changed "ChargeOption() bit [0] = 0" To: REG0x12[0] in <i>Enable and Disable Charging</i> Changed " (REG0x12[1])" To: (REG0x12[0]=1) in <i>Enable and Disable Charging</i> Changed " REG0x12" To: "REG0x12[0]" in <i>Battery Charging</i> 	
 Changed V_(ACOC) in the <i>Electrical Characteristics</i>, MIN From: 190% To: 180%, MAX From: 215% To: 220% Changed "ChargeOption() bit [0] = 0" To: REG0x12[0] in <i>Enable and Disable Charging</i> Changed " (REG0x12[1])" To: (REG0x12[0]=1) in <i>Enable and Disable Charging</i> Changed " REG0x12" To: "REG0x12[0]" in <i>Battery Charging</i> Changed Bit [10:9] in Table 9 From: 11: 8 ms To: 11: 800 μs 	91717223030



5 Pin Configuration and Functions



Pin Functions

		i iii i unodons
PI	N	DESCRIPTION
NAME	NUMBER	DESCRIPTION
ACN	1	Input current sense resistor negative input. Place an optional 0.01-µF ceramic capacitor from ACN to GND for common-mode filtering. Place a 0.1-µF ceramic capacitor from ACN to ACP to provide differential mode filtering.
ACP	2	Input current sense resistor positive input. Place a 0.1-µF ceramic capacitor from ACP to GND for common-mode filtering. Place a 0.1-µF ceramic capacitor from ACN to ACP to provide differential-mode filtering.
CMSRC	3	ACDRV charge pump source input. Place a 4-k Ω resistor from CMSRC to the common source of ACFET (Q1) and RBFET (Q2) to limit the inrush current on CMSRC pin.
ACDRV	4	Charge pump output to drive both adapter input N-channel MOSFET (ACFET) and reverse blocking N-channel MOSFET (RBFET). ACDRV voltage is 6 V above CMSRC when ACOK is HIGH. Place a 4-k Ω resistor from ACDRV to the gate of ACFET and RBFET limits the inrush current on ACDRV pin.
ACOK	5	Active HIGH AC adapter detection open drain output. It is pulled HIGH to external pullup supply rail by external pullup resistor when a valid adapter is present (ACDET above 2.4 V, VCC above UVLO but below ACOV and VCC above BAT). If any of the above conditions is not valid, ACOK is pulled LOW by internal MOSFET. Connect a $10\text{-k}\Omega$ pullup resistor from ACOK to the pullup supply rail.
ACDET	6	Adapter detection input. Program adapter valid input threshold by connecting a resistor divider from adapter input to ACDET pin to GND pin. When ACDET pin is above 0.6 V and VCC is above UVLO, REGN LDO is present, ACOK comparator, input current buffer (IADP), discharge current buffer (IDCHG), independent comparator, and power monitor buffer (PMON) can be enabled with SMBus. When ACDET is above 2.4V, and VCC is above SRN but below ACOV, ACOK goes HIGH.
IADP	7	Buffered adapter current output. $V_{(IADP)} = 20 \text{ or } 40 \times (V_{(ACP)} - V_{(ACN)})$ The ratio of 20x and 40x is selectable with SMBus. Place 100-pF (or less) ceramic decoupling capacitor from IADP pin to GND. This pin can be floating if this output is not in use.
IDCHG	8	Buffered discharge current. $V_{(IDCHG)} = 8$ or $16 \times (V_{(SRN)} - V_{(SRP)})$ The ratio of $8x$ or $16x$ is selectable with SMBus. Place 100 -pF (or less) ceramic decoupling capacitor from IDSCHG pin to GND. This pin can be floating if this output is not in use.



Pin Functions (continued)

PIN		DESCRIPTION
NAME	NUMBER	DESCRIPTION
PMON	9	Buffered total system power. The output current is proportional to the total power from the adapter and battery. The ratio is selectable through SMBus. Place a resistor from PMON pin to GND to generate PMON voltage. Place a 100-pF (or less) ceramic decoupling capacitor from PMON pin to GND. This pin can be floating if this output is not in use.
PROCHOT 10 battery discharge current. After asserted.		Active low, open-drain output of the processor hot indicator. The charger IC monitors events like adapter current, battery discharge current. After any event in the PROCHOT profile is triggered, a minimum 10-ms pulse is asserted.
SDA	11	SMBus open-drain data I/O. Connect to SMBus data line from the host controller or smart battery. SMBus communication starts when VCC is above UVLO. Connect a 10-kΩ pullup resistor according to SMBus specifications.
SCL	12	SMBus open-drain clock input. Connect to SMBus clock line from the host controller or smart battery. SMBus communication starts when VCC is above UVLO. Connect a 10-kΩ pullup resistor according to SMBus specifications.
CMPIN	13	Input of independent comparator. Internal reference, output polarity and deglitch time is selectable by SMBus. Place a resistor between CMPIN and CMPOUT to program hysteresis when the polarity is HIGH. If comparator is not in use, CMPIN is tied to ground, and CMPOUT is left floating.
CMPOUT	14	Open-drain output of independent comparator. Place $10\text{-k}\Omega$ pullup resistor from CMPOUT to pullup supply rail. Comparator reference, output polarity and deglitch time is selectable by SMBus. If comparator is not in use, CMPIN is tied to ground, and CMPOUT is left floating.
BATPRES	15	Active low battery present input signal. Low indicates battery present, high indicates battery absent. The device exits the LEARN function and turns on ACFET/RBFET within 100 µs if BATPRES pin is pulled high. Upon BATPRES from LOW to HIGH, battery charging and hybrid power boost mode are disabled. The host can enable charging and hybrid power boost mode by write to REG0x14() and REG0x15() when BATPRES is HIGH
TB_STAT	16	Active low, open-drain output for hybrid power boost mode indication. It is pulled low when the IC is operating in boost mode. Otherwise, it is pulled high. Connect a $10-k\Omega$ pullup resistor from $\overline{\text{TB_STAT}}$ pin to the pullup supply rail.
BATSRC	17	Connect to the source of N-channel BATFET. BATDRV voltage is 6 V above BATSRC to turn on BATFET.
BATDRV	18	Charge pump output to drive N-channel MOSFET between battery and system (BATFET). BATDRV voltage is $6\ V$ above BATSRC to turn on BATFET and power system from battery. BATDRV is shorted to BATSRC to turn off BATFET. Place a $4\text{-k}\Omega$ resistor from BATDRV to the gate of BATFET limits the inrush current on BATDRV pin.
SRN	19	Charge current sense resistor negative input. SRN pin is for battery voltage sensing as well. Connect SRN pin with a 0.1-μF ceramic capacitor to GND for common-mode filtering. Connect a 0.1-μF ceramic capacitor from SRP to SRN to provide differential mode filtering.
SRP	20	Charge current sense resistor positive input. Connect a 0.1-µF ceramic capacitor from SRP to SRN to provide differential mode filtering.
ILIM	21	Charge current and discharge current limit. $V_{ILIM} = 20 \times (V_{SRP} - V_{SRN})$ for charge current and $V_{ILIM} = 5 \times (V_{SRN} - V_{SRP})$ for discharge current. Program ILIM voltage by connecting a resistor divider from system reference 3.3-V rail to ILIM pin to GND pin. The lower of ILIM voltage and 0x14() (for charge) or 0x39 (for discharge) reference sets actual regulation limit. The minimum voltage on ILIM to enable charge or discharge current regulation is 120 mV.
GND	22	IC ground. On PCB layout, connect to analog ground plane, and only connect to power ground plan through pad underneath IC.
LODRV	23	Low-side power MOSFET driver output. Connect to low-side N-channel MOSFET gate.
REGN	24	6-V linear regulator output supplied from VCC. The LDO is active when ACDET above 0.6 V, VCC above UVLO. Connect a ≥ 2.2-µF 0603 ceramic capacitor from REGN to GND. The diode between REGN and BTST is integrated.
BTST	25	High-side power MOSFET driver power supply. Connect a 47-nF capacitor from BTST to PHASE. The diode between REGN and BTST is integrated inside the IC.
HIDRV	26	High-side power MOSFET driver output. Connect to the high side N-channel MOSFET gate.
PHASE	27	High-side power MOSFET driver source. Connect to the source of the high-side N-channel MOSFET.
VCC	28	Input supply from adapter or battery. Use $10-\Omega$ resistor and $1-\mu F$ capacitor to ground as a low pass filter to limit inrush current. A diode OR is connected to VCC. It powers charger IC from input adapter and battery.
PowerF	PAD™	Exposed pad beneath the IC. Analog ground and power ground star-connected only at the PowerPAD plane. Always solder the PowerPAD to the board and have vias on the PowerPAD plane connecting to analog ground and power ground planes. It also serves as a thermal pad to dissipate the heat.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	SRN, SRP, ACN, ACP, CMSRC, VCC, BATSRC	-0.3	30	
	PHASE	-2	30	
Voltage	ACDET, SDA, SCL, LODRV, REGN, IADP, IDCHG, PMON, ILIM, ACOK, CMPIN, CMPOUT, BATPRES, TB_STAT	-0.3	7	V
	PROCHOT	-0.3	5.7	
	BTST, HIDRV, ACDRV, BATDRV	-0.3	36	
Differential voltage	BTST-PHASE, HIDRV-PHASE ACDRV-CMSRC, BATDRV-BATSRC	-0.3	7	V
Valtage	LODRV (2% duty cycle)	-4	7	V
Voltage	HIDRV (2% duty cycle)	-4	36	V
Voltage	PHASE (2% duty cycle)	-4	30	V
Voltage	REGN (5ms)	-0.3	9	V
Maximum differential voltage	SRP-SRN, ACP-ACN	-0.5	+0.5	V
Junction temperature, T _J		-40	155	°C
Storage temperature, T _{stg}		-55	155	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	SRN, SRP, ACN, ACP, CMSRC, VCC, BATSRC	0	24	
	PHASE	-2	24	
Voltage	ACDET, SDA, SCL, LODRV, REGN, IADP, IDCHG, PMON, ILIM, ACOK, CMPIN, CMPOUT, BATPRES, TB_STAT	0	6.5	٧
	PROCHOT	-0.3	5	
	BTST, HIDRV, ACDRV, BATDRV	0	30	
Maximum difference	SRP-SRN, ACP-ACN	-0.4	+0.4	V
Junction temperature, T _J		-20	125	°C
Operating free-air tempera	ature, T _A	-40	85	C

⁽²⁾ All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified pin. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		bq24780S	
	THERMAL METRIC ⁽¹⁾	RUY (WQFN)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.3	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	29.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.5	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	1.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $4.5 \text{ V} \leq V_{VCC} \leq 24 \text{ V}, -40 ^{\circ}\text{C} \leq T_{J} \leq 125 ^{\circ}\text{C}, \text{ typical values are at } T_{A} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING CON	IDITIONS					
V _{VCC(OP)}	VCC/ACP/ACN operating voltage		4.5		24	V
	GE REGULATION	,				
V _{BAT(REG_RNG)}	Battery voltage		1.024		19.2	V
		ChargeVoltage() = 0x41A0		16.8		V
		-10°C-85°C	-0.4%		0.4%	
		-40°C-125°C	-0.5%		0.5%	
		ChargeVoltage() = 0x3130		12.592		V
		-10°C-85°C	-0.4%		0.4%	
		-40°C-125°C	-0.5%		0.5%	
V _{BAT(REG_ACC)}	ChargeVoltage() = 0x20D0 8.4 -10°C-85°C -0.4% 0. -40°C-125°C -0.6% 0. ChargeVoltage() = 0x1060 4.192 -10°C-85°C -0.5% 0.	ChargeVoltage() = 0x20D0		8.4		V
		-10°C-85°C	-0.4%		0.4%	
		-40°C-125°C	-0.6%		0.6%	
		ChargeVoltage() = 0x1060		4.192		V
		-10°C-85°C	-0.5%		0.8%	
		0.8%				
CHARGE CURRE	NT REGULATION					
V _{IREG(CHG_RNG)}	Charge current regulation differential voltage	$V_{IREG(CHG)} = V_{SRP} - V_{SRN}$	0		81.28	mV
		ChargeCurrent() = 0x1000		4096		mA
			-2%		2%	
		ChargeCurrent() = 0x0800		2048		mA
			-3%		3%	
		01 0 10 0 0000		512		mA
		ChargeCurrent() = 0x0200	-10%		10%	
CHRG(REG_ACC)	Charge current regulation accuracy (SRN > 2.8 V)	ChargeCurrent() = 0x0100		256		mA
	(51.11.7 2.0)	ChargeVoltage() = 0x20D0, 0x3031, 0x41A0	-16%		16%	
		ChargeVoltage() = 0x1060	-20%		20%	
		Observed Oversett Overset		192		mA
		ChargeCurrent() = 0x00C0	-20%		20%	
		0 0 0000		128		mA
		ChargeCurrent() = 0x0080	-30%		30%	
I _{LGK(SRP-SRN)}	SRP and SRN leakage mismatch		-8		8	μA



 $4.5 \text{ V} \le V_{VCC} \le 24 \text{ V}, -40 ^{\circ}\text{C} \le T_{J} \le 125 ^{\circ}\text{C}, \text{ typical values are at } T_{A} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DISCHARGE CUR	RENT REGULATION	'				
V _(IREG_CHG_RNG)	Charge current regulation differential voltage	$V_{IREG(IDISCHG)} = V_{SRN} - V_{SRP}$	0		322.56	mV
		Characteristic 0.0000		8192		mA
		ChargeCurrent() = 0x2000	-2%		2%	
		01 0 10 0 1000		4096		mA
		ChargeCurrent() = 0x1000	-3%		3%	
	Disabassa susant sa sulation a susant	Character () 0,0000		2048		mA
(DCHRG_REG_ACC)	Discharge current regulation accuracy	ChargeCurrent() = 0x0800	-5%		5%	
		01 0 10 0 0100		1024		mA
		ChargeCurrent() = 0x0400	-8%		8%	
		01 0 10 0 0100		512		mA
		ChargeCurrent() = 0x0400	-10%		10%	
INPUT CURRENT	REGULATION					
Vuneo pou puo	Input current regulation differential	$V_{(IREG_DPM)} = V_{(ACP)} - V_{(ACN)}$	0		80 64	mV
V _(IREG_DPM_RNG)	voltage	V(IREG_DPM) = V(ACP) V(ACN)			00.04	
		InputCurrent() = 0x1000		4096		mA
			-2%		2%	
		InputCurrent() = 0x0800		2048		mA
(DPM_REG_ACC)	Input current regulation accuracy		-3%		3%	
(DFM_REG_ACC)		InputCurrent() = 0x0400		1024		mA
		inputed in only one rec	-5%	-5% 5% 512		
		InputCurrent() = 0x0200		512		mA
		inputedirent() = execute	-12%		12%	
I _{LGK(ACP-ARN)}	ACP and ACN leakage mismatch		-5		5	μA
INPUT CURRENT	SENSE AMPLIFIER					
$V_{(IADP)}$	IADP output voltage		0		3.3	V
I _(IADP)	IADPT output current		0		1	mA
A _(IADP)	IADP sense amplifier gain	$V_{(IADP)} / V_{(ACP-ACN)}, REG0x12[4] = 0$		20		V/V
		$V_{(ACP-ACN)} = 40 \text{ mV}$	-2%		2%	
		$V_{(ACP-ACN)} = 20 \text{ mV}$	-4%		4%	
V _(IADP ACC)	Current sense amplifier gain accuracy	$V_{(ACP-ACN)} \ge 10 \text{ mV}$	-7%		7%	
(IADP_ACC)	Current Serise amplifier gain accuracy	$V_{(ACP-ACN)} \ge 5 \text{ mV}$	-20%		2% 3% 5% 80.64 2% 5 3.3 1 1 2% 4%	
		$V_{(ACP-ACN)} \ge 2.5 \text{ mV}$	-30%			
		$V_{(ACP-ACN)} \ge 1.5 \text{ mV}$	-40%		40%	
V _(IADP_CLAMP)	IADP clamp voltage		3		3.3	V
$C_{(IADP)}$	IADP output load capacitance	With 0 to 1mA load			100	pF
DISCHARGE CUR	RENT SENSE AMPLIFIER					
V _(IDCHG)	IDCHG output voltage		0		3.3	V
(IDCHG)	IDCHG output current		0		1	mA
A _(IDCHG)	Current sense amplifier gain	$V_{\text{(IDCHG)}}/V_{\text{(SRN-SRP)}}$, REG0x12[3] = 1		16		V/V
		V _(SRN-SRP) = 40 mV	-5%		5%	
\	Current conce outrait	V _(SRN-SRP) = 20 mV	-9%	-	9%	
$V_{(IDCHG_ACC)}$	Current sense output accuracy	V _(SRN-SRP) = 10 mV	-17%		17%	
		V _(SRN-SRP) = 5 mV	-34%		34%	
V _(IDCHG_CLAMP)	IDCHG clamp voltage		3		3.3	V
C _(IDCHG)	IDCHG output load capacitance	With 0 to 1mA load			100	pF
,,	<u> </u>	1	1			•



 $4.5 \text{ V} \le V_{VCC} \le 24 \text{ V}, -40 ^{\circ}\text{C} \le T_{J} \le 125 ^{\circ}\text{C}, \text{ typical values are at } T_{A} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
YSTEM POWER S	ENSE AMPLIFIER					
(PMON)	PMON output voltage		0		3.3	V
PMON)	PMON output current		0		160	μA
(PMON)	PMON system gain	$V_{(PMON)}/(P_{IN} + P_{BAT}, REG0x3B[9] = 1$	·	1		μA/W
		Adapter Only with System Power = 19.5V/45W	-4%		4%	
		Adapter Only with System Power = 12V/24W	-6%		6%	
	DMON Cain Acquire	Adapter Only with System Power = 5V/9W	-10%		10%	
PMON_ACC	PMON Gain Accuracy (REG0x3B[9]=1)	Battery Only with System Power 11V/44W	-4.5%		4.5%	
		Battery Only with System Power 7.4V/29.8W	-7%		7%	
		Battery Only with System Power 3.7V/14.4W	-10%		10%	
	PMON clamp voltage	Butterly Chily With Cycloth Fewer C.1 V/ 11.11V	3%		3.3%	V
PMON_CLAMP	Maximum output load capacitance	With 0 to 1 mA	370		100	pF
PMON EGN REGULATOR	· · · · · · · · · · · · · · · · · · ·	WILLIO TO T THA			100	рг
		W W W			0.0	V
(REGN_REG)	REGN regulator voltage	$V_{VCC} > V_{(UVLO)}, V_{(ACDET)} > V_{(wakeup_RISE)}$	5.7	6	6.3	V
REGN_LIM_Charging)	REGN current limit when in charging mode	$V_{(REGN)} = 0 \text{ V}, V_{VCC} > V_{(UVLO)}, \text{ in charging mode}$	80	100		mA
LDO(DROPOUT)	REGN output voltage in dropout	$V_{VCC} = 5 \text{ V}, I_{LOAD} = 20 \text{ mA}$	4.4	4.6	4.75	V
REGN_LIM)	REGN current limit when not in charging	$V_{REGN} = 0 \text{ V}, V_{VCC} > V_{(UVLO)}, \text{ Not in charging mode}$	13			mA
REGN TSHUT)	REGN output under thermal shutdown	V _{REGN} = 5V	13	23		mA
(REGN)	REGN output capacitor	I _{LOAD} = 100 μA to 50 mA	·	2.2		μF
CC UNDER VOLTA	AGE LOCKOUT COMPARATOR		·			
VCC(UVLO)	Input undervoltage rising threshold	V _{CC} rising	2.4	2.6	2.8	V
VCC(UVLO_HYS)	Input undervoltage falling hysteresis		·	200		mV
UIESCENT CURR						
		V _{BAT} = 16.8 V, VCC disconnected from battery, REG0x12[15] = 1			5	
	Current with battery only, T _J = 0 to 85°C,	V _{BAT} = 16.8 V, VCC connected from battery, REG0x12[15] = 1		25	44	^
AT	ISRN + ISRP + IBATSRC + IPHASE + IVCC + IACP + IACN	V _{BAT} = 16.8 V, VCC connect to battery, BATFET on, REG0x12[15] = 0, REGN = 0 V, Comparator and PROCHOT enabled, PMON disabled, T _J = 0 to 85°C		700	800	μА
		$V_{(VCC_ULVO)} < V_{VCC} < V_{(ACOVP)}, V_{(ACDET)} > 2.4 \text{ V},$ charge disabled		0.65	0.8	
С	Adapter current, I _{VCC} + I _{ACP} + I _{ACN} + I _{ACDRV} + I _{CMSRC}	$\label{eq:V(VCC_ULVO)} V_{(\text{VCC}} < V_{(\text{ACOVP})}, \ V_{(\text{ACDET})} > 2.4 \ \text{V}, \\ \text{charge enabled, no switching}$		1.6	3	mA
		$\label{eq:V(VCC_ULVO)} V_{\text{(VCC}} < V_{\text{(ACOVP)}}, V_{\text{(ACDET)}} > 2.4 \text{V}, \\ \text{charge enabled, switching, MOSFET Qg 4nC}$		10		
COK COMPARAT	OR					
(ACOK_RISE)	ACOK rising threshold	$V_{VCC} > V_{(VCC_UVLO)}$, ACDET ramps up	2.375	2.4	2.425	V
(ACOK_FALL)	ACOK falling threshold	V _{VCC} > V _(VCC_UVLO) , ACDET ramps down	2.3	2.345	2.395	V
(WAKEUP_RISE)	WAKEUP detect rising threshold	V _{VCC} > V _(VCC_UVLO) , ACDET ramps up	· · · · · · · · · · · · · · · · · · ·	0.57	0.8	V
(WAKEUP_FALL)	WAKEUP detect falling threshold	V _{VCC} > V _(VCC_UVLO) , ACDET ramps down	0.3	0.51		V
	ARATOR (VCC_SRN)	, · · · · · · · · · · · · · · · · · · ·				
(VCC-SRN_FALL)	VCC-SRN falling threshold to turn off ACFET	VCC ramps down to SRN	-20	60	140	mV
(VCC-SRN _RISE)	VCC-SRN rising threshold to turn on ACFET	VCC ramps up above SRN	170	260	360	mV
CN to SRN COMP			·			
(ACN-SRN_FALL)	ACN to BAT falling threshold VCC ramps	ACN ramps down towards SRN	120	200	280	mV
(ACN- SRN _RISE)	ACN to BAT rising threshold to turn on	ACN ramps above SRN	220	290	360	mV
(ACOK_FALL) (WAKEUP_RISE) (WAKEUP_FALL) CC to SRN COMP (VCC-SRN_FALL) (VCC-SRN_RISE) CN to SRN COMP	ACOK falling threshold WAKEUP detect rising threshold WAKEUP detect falling threshold WARATOR (VCC_SRN) VCC-SRN falling threshold to turn off ACFET VCC-SRN rising threshold to turn on ACFET PARATOR (ACN_SRN) ACN to BAT falling threshold VCC ramps up above SRN	$V_{VCC} > V_{(VCC_UVLO)}, \ ACDET \ ramps \ down$ $V_{VCC} > V_{(VCC_UVLO)}, \ ACDET \ ramps \ up$ $V_{VCC} > V_{(VCC_UVLO)}, \ ACDET \ ramps \ down$ $VCC \ ramps \ down \ to \ SRN$ $VCC \ ramps \ up \ above \ SRN$ $ACN \ ramps \ down \ towards \ SRN$	2.3 0.3 -20 170	2.345 0.57 0.51 60 260		2.395 0.8 140 360



 $4.5 \text{ V} \leq V_{VCC} \leq 24 \text{ V}, -40 ^{\circ}\text{C} \leq T_{J} \leq 125 ^{\circ}\text{C}, \text{ typical values are at } T_{A} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$

. 30	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH SIDE IFAULT	COMPARATOR (IFAULT_HI)					
V _(ACN PH RISE)	ACN to PH rising threshold	reg0x37 bit [7] = 0	450	750	1200	mV
(- = = - /	COMPARATOR (IFAULT_LOW)					
V(IFAULT LO RISE)	PHASE to GND rising threshold	reg0x37 bit [6] = 1	180	250	340	mV
(/	GE COMPARATOR (ACOVP)					
V _(ACOV)	VCC overvoltage rising threshold	VCC ramps up	24	26	28	V
V _(ACOV HYS)	VCC overvoltage falling hysteresis	VCC ramps down		1		V
, = ,	ENT COMPARATOR (ACOC)					
V _(ACOC)	Rising threshold w.r.t. ICRIT input current limit	REG0x37[9] = 1	180%	200%	220%	
V _(ACOC_CLAMP)	ACOC threshold	$V_{(ACP)} - V_{(ACN)}$	50		190	mV
BAT OVERVOLTAGE	E COMPARATOR (BAT_OVP)		·			
V _{OVP(RISE)}	Overvoltage rising threshold as percentage of V _{BAT(REG)}	SRN ramps up	103%	104%	106%	
V _{OVP(FALL)}	Overvoltage falling threshold as percentage of $V_{\text{BAT}(\text{REG})}$	SRN ramps down		102%		
I	Discharge resistor on SRP	VSRN > 6 V		6		mA
I _{OVP}	Discharge resistor on SKP	VSRN = 4.5 V		2.5		IIIA
CHARGE OVERCUR	RENT COMPARATOR (CHG_OCP)					
	Cycle-by-cycle overcurrent limit,	ChargeCurrent() = 0x0xxxH	54	60	66	mV
V _{OCP(limit)}	measured voltage between SRP and	ChargeCurrent() = 0x1000H - 0x17C0H	80	90	100	mV
	SRN	ChargeCurrent() = 0x1800H - 0x1FC0H	110	120	130	mV
CHARGE UNDERCU	RRENT COMPARATOR (CHG_UCP)		·			
V _{UCP(FALL)}	Cycle-by-cycle undercurrent falling threshold	SRP ramps down towards SRN	1	5	9	mV
LIGHT LOAD COMP	ARATOR (LIGHT_LOAD)					
$V_{LL(FALL)}$	Light load falling threshold	SRP ramps down towards SRN		1.25		mV
$V_{LL(RISE_HYST)}$	Light load rising hysteresis	SRP ramps above SRN		1.25		mV
BATTERY DEPLETION	ON COMPARATOR (BAT_DEPL)					
		REG0x3B[15:14] = 00	56%	60%	64%	
	Battery depletion falling threshold, as	REG0x3B[15:14] = 01	60%	64%	68%	
V _{BAT} (DEPL_FALL)	percentage of voltage regulation limit	REG0x3B[15:14] = 10	64%	68%	72%	
		REG0x3B[15:14] = 11	68%	72%	78%	
		REG0x3B[15:14] = 00	225	305	400	
		REG0x3B[15:14] = 01	240	325	430	
V _{BAT} (DEPL_RISE_ HYST)	Battery depletion rising hysteresis	REG0x3B[15:14] = 10	255	345	450	mV
		REG0x3B[15:14] = 11	280	370	490	
V _{BAT(DEPL_RDEG)}	Battery depletion rising deglitch	Delay to turn on BATFET and turn off ACFET during LEARN cycle		600		ms
V _{BAT(DEPL_FDEG)}	Battery depletion falling deglitch	Delay to turn off BATFET and turn on ACFET during LEARN cycle		10		μs
BATTERY LOWV CO	OMPARATOR (BAT_LOWV)					
V _{BAT(LV_FALL)}	Battery LOWV falling threshold	SRN ramps down	2.3	2.5	2.8	V
V _{BAT(LV_RHYST)}	Battery LOWV rising hysteresis	SRN ramps up		200		mV
I _{BAT(LV_RESET)}	Battery LOWV charge current limit	Measure across SRP and SRN		5		mV
THERMAL SHUTDO	WN COMPARATOR (TSHUT)				,	
T _{SHUT}	Thermal shutdown rising temperature	Temperature ramps up		155	I	°C
T _{SHUT(HYS)}	Thermal shutdown hysteresis, falling	Temperature ramps down		20		°C
ILIM COMPARATOR		· ·				
V _{ILIM(FALL)}	ILIM as converter enable falling threshold	V _{ILIM} falling	60	75	90	mV
V _{ILIM(RISE)}	ILIM as converter enable rising threshold	V _{ILIM} rising	90	105	120	mV
· ILIIVI(KISE)	ao conventor enable fishing threshold	- ILIIVI	50	100	120	111.0



 $4.5 \text{ V} \leq V_{VCC} \leq 24 \text{ V}, -40 ^{\circ}\text{C} \leq T_{J} \leq 125 ^{\circ}\text{C}, \text{ typical values are at } T_{A} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$

NOEPENDENT COMPARATION		PARAMETER	alues are at $T_A = 25^{\circ}$ C, with respect to G	MIN	TYP	MAX	UNIT
V _(CASP-RED) Comparator reference voltage (CAMPIN) REGIOLOS[7] = 0 2.28 2.3 2.32 2.	INDEPENDENT CO	MPARATOR					
Vicureary Comparator input common-made Comparator reference voilage (CMPIN REG0x38[7] = 0	V _(CMPOS)	Comparator input offset		-4		4	mV
		Comparator input common-mode		0		6.5	V
Marches Falling REGO/AB[7] = 1	, , ,	Comparator reference voltage (CMPIN	REG0x3B[7] = 0	2.28	2.3	2.32	V
PWM OSCILLATOR REGON12[9:8] = 00	V _(CMPREF)		REG0x3B[7] = 1	1.18	1.2	1.22	V
Power PWM switching frequency REG0x12(9.8] = 01	V _(CMPRISE)	Comparator reference hysteresis	REG0x3B[6] = 0		100		mV
REG0x12[9.8] = 01	PWM OSCILLATOR	र					
REG0x12[9.8] = 10			REG0x12[9:8] = 00	510	600	690	
BATFET GATE DRIVER (BATDRV) BATDRV charge pump current limit V_BAT(DRV) - VBAT(SRC) = 5 V 40 60 BATCAL	F _{SW}	PWM switching frequency	REG0x12[9:8] = 01	680	800	920	kHz
			REG0x12[9:8] = 10	850	1000	1150	
Sate drive voltage on BATFET V _{BATIDNOT} − V _{BATIDNO}	BATFET GATE DR	IVER (BATDRV)					
RaxTORY_OFF BATDRV turn-off resistance 5 6.2 7.4 kΩ RAZTORY_LONDO Minimum Load between gate and source 500 kΩ ACFET GATE DRIVER (ACDRV) IµCPET ACDRV charge pump current limit V_{ACDRV,1} − V_{CMSRC,1} = 5 V 40 6.0 µA	I _{BAT(FET)}	BATDRV charge pump current limit	$V_{BAT(DRV)} - V_{BAT(SRC)} = 5 \text{ V}$	40	60		μA
Rattoriev_LOAD) Minimum Load between gate and source 500 kΩ ACFET GATE DRIVER (ACDRV) 40 60 μACERT ACDRY Charge pump current limit V _{ACDRV, O} - V _(CMSRC) = 5 V 40 60 μA R _{ACDRY, OPT} ACDRY Unm-off resistance 5.5 6.1 6.8 V R _{ACDRY, OPT} ACDRY Unm-off resistance 500 50 6.2 7.4 kΩ R _{ACDRY, LOAD)} Minimum load between gate and source 500 50 6.2 7.4 kΩ PWM HIGH SIDE DRIVER (HIDRY) FROM High-side driver (HSD) tum-on resistance V _(RTST) - V _(PHI) = 5.5 V 6 10 Ω R _{BRIN, OPP} High-side driver (HSD) tum-on resistance V _(RTST) - V _(PHI) = 5.5 V 0.9 1.4 Ω PWM LOW SIDE DRIVER (LODRY) R _(CRC) = 1.0 7.5 1.2 Ω Ω 7.5 1.2 Ω PROBLO OFF D. Low-side driver (LSD) tum-on resistance T.S. 1.2 Ω 0.75 1.25 Ω 0.75 1.25 Ω Ω 0.75 1.2		Gate drive voltage on BATFET	$V_{BAT(DRV)} - V_{BAT(SRC)}$ when $V_{(SRN)} > V_{BAT(UVLO)}$	5.5	6.1	6.8	V
ACPET GATE DRIVER (ACDRV) Increm ACDRV charge pump current limit Voccory - Vocmsrc = 5 V 40 60 μA Gate drive voltage on ACFET Voccory - Vocmsrc 5 V 5 6 6 8 V Roccory OPF ACDRV turn-off resistance 5 0 kΩ Roccory OPF ACDRV turn-off resistance 5 0 kΩ Rocsold Load Minimum load between gate and source 500 kΩ PWM HIGH SIDE DRIVER (HIDRV Rossill Load High-side driver (HSD) turn-on resistance Verst	R _{BAT(DRV_OFF)}	BATDRV turn-off resistance		5	6.2	7.4	kΩ
I _{IACPET} ACDRV charge pump current limit V _{IACDRV 1} − V _{CMSRC)} = 5 V 40 60 μA Gate drive voltage on ACPET V _{IACDRV 1} − V _{CMSRC)} when V _{VCC} > V _{IUV.D}) 5.5 6.1 6.8 V R _{IACDRV LODE} ACDRV turn-off resistance 50 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} High-side driver (HSD) turn-on resistance √(RETS) − V _{(PRIS}) = 5.5 V ∞ 0.9 1.4 Ω R _{IACRDV LODE} Bootstrap refresh comparator threshold V _(RETS) − V _{(PRIS}) = 5.5 V ∞ 0.9 1.4 Ω R _{IACRDV LODE} South start step size √(RETS) − V _{(PRIS}) when low side refresh pulse is 3.85 4.3 4.7 V R _{IACRDV LODE} Low-side driver (LSD) turn-on resistance 7.5 1.2 Ω R _{IACRDV LODE} Comparator threshold Comparator threshold R _{IACRDV LODE} R _{IACRDV LODE} Add Comparator threshold R _{IACRDV LODE} R _{IACRDV LODE} Add Add Add Add Add R _{IACRDV LODE} Add R _{IACRDV LODE} Add	R _{BAT(DRV_LOAD)}	Minimum Load between gate and source		500			kΩ
I _{IACPET} ACDRV charge pump current limit V _{IACDRV 1} − V _{CMSRC)} = 5 V 40 60 μA Gate drive voltage on ACPET V _{IACDRV 1} − V _{CMSRC)} when V _{VCC} > V _{IUV.D}) 5.5 6.1 6.8 V R _{IACDRV LODE} ACDRV turn-off resistance 50 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACDRV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} Minimum load between gate and source 500 ∞ KΩ R _{IACRDV LODE} High-side driver (HSD) turn-on resistance √(RETS) − V _{(PRIS}) = 5.5 V ∞ 0.9 1.4 Ω R _{IACRDV LODE} Bootstrap refresh comparator threshold V _(RETS) − V _{(PRIS}) = 5.5 V ∞ 0.9 1.4 Ω R _{IACRDV LODE} South start step size √(RETS) − V _{(PRIS}) when low side refresh pulse is 3.85 4.3 4.7 V R _{IACRDV LODE} Low-side driver (LSD) turn-on resistance 7.5 1.2 Ω R _{IACRDV LODE} Comparator threshold Comparator threshold R _{IACRDV LODE} R _{IACRDV LODE} Add Comparator threshold R _{IACRDV LODE} R _{IACRDV LODE} Add Add Add Add Add R _{IACRDV LODE} Add R _{IACRDV LODE} Add		/ER (ACDRV)					
R _(ACDRY_LORD) ACDRV turn-off resistance 5 6.2 7.4 kΩ R _(ACDRY_LORD) Minimum load between gate and source 500 kΩ kΩ PWM HIGH SIDE DRIVER (HIDRY) Rose(_N) High-side driver (HSD) turn-on resistance V _(BTST) - V _(PH) = 5.5 V 6 10 Ω R _{OSSIG_LORD} High-side driver (HSD) turn-onf V _(ETST) - V _(PH) = 5.5 V 0.9 1.4 Ω V _(STST_REFRESH) Bootstrap refresh comparator threshold voltage V _(ETST) - V _(PH) = 5.5 V 0.9 1.4 Ω PWM LOW SIDE DRIVER (LORY) Bootstrap refresh comparator threshold V _(ETST) - V _(PH) when low side refresh pulse is requested 3.85 4.3 4.7 V PWM LOW SIDE DRIVER (LORY) V _(CORT) Low-side driver (LSD) turn-on resistance 7.5 12 Ω Ross, ORN Low-side driver (LSD) turn-on resistance 8 7.5 12 Ω INTERNAL SOFT STAT Soft start step size 64 mA M M M M M M M M M M M M<	I _(ACFET)	ACDRV charge pump current limit	$V_{(ACDRV)} - V_{(CMSRC)} = 5 \text{ V}$	40	60		μΑ
R _(ACDRY_LORD) ACDRV turn-off resistance 5 6.2 7.4 kΩ R _(ACDRY_LORD) Minimum load between gate and source 500 kΩ kΩ PWM HIGH SIDE DRIVER (HIDRY) Rose(_N) High-side driver (HSD) turn-on resistance V _(BTST) - V _(PH) = 5.5 V 6 10 Ω R _{OSSIG_LORD} High-side driver (HSD) turn-onf V _(ETST) - V _(PH) = 5.5 V 0.9 1.4 Ω V _(STST_REFRESH) Bootstrap refresh comparator threshold voltage V _(ETST) - V _(PH) = 5.5 V 0.9 1.4 Ω PWM LOW SIDE DRIVER (LORY) Bootstrap refresh comparator threshold V _(ETST) - V _(PH) when low side refresh pulse is requested 3.85 4.3 4.7 V PWM LOW SIDE DRIVER (LORY) V _(CORT) Low-side driver (LSD) turn-on resistance 7.5 12 Ω Ross, ORN Low-side driver (LSD) turn-on resistance 8 7.5 12 Ω INTERNAL SOFT STAT Soft start step size 64 mA M M M M M M M M M M M M<		Gate drive voltage on ACFET	$V_{(ACDRV)} - V_{(CMSRC)}$ when $V_{VCC} > V_{(UVLO)}$	5.5	6.1	6.8	V
PWM HIGH SIDE DRIVER (HIDRV) Rosel-Lone High-side driver (HSD) turn-on resistance V(((1757) - V((1764))) = 5.5 V 6	R _(ACDRV_OFF)	ACDRV turn-off resistance		5	6.2	7.4	kΩ
Rosell-Lonk High-side driver (HSD) turn-on resistance Resistance V(erst) − V(pen) = 5.5 V 6 10 Ω Roseld-LoFF High-side driver (HSD) turn-off Resistance V(erst) − V(pen) = 5.5 V 0.9 1.4 Ω V _{(BTST} _ REFRESH) Bootstrap refresh comparator threshold voltage V(erst) − V(pen) = 5.5 V 0.9 1.4 Ω PWM LOW SIDE DRIVER (LODRY) Wight of the pen side driver (LSD) turn-on resistance 7.5 12 Ω Rosico_OND Low-side driver (LSD) turn-on resistance 7.5 12 Ω Rosico_OFF Low-side driver (LSD) turn-off resistance 7.5 1.25 Ω INTERNAL SOFT START Use Soft start step size 64 mA mA Stree Soft start step time 400 ps PROCHOT ICRIT comparator threshold REGOX2C[15:11] = 01001, as percentage of input current limit, input/current() = ∞x0800 147% 150% 153% V _(IDCHS) IDCHG comparator threshold REGOX2D[15:11] = 01000, as voltage between SRN and SRP 160 163.84 167 V _(IDCHG) VSYS compar	R _(ACDRV_LOAD)	Minimum load between gate and source		500			kΩ
RoseH_OFF) Righ-side driver (HSD) turn-off Resistance V(grst) - V(PH) = 5.5 V 0.9 1.4 Ω	PWM HIGH SIDE D	RIVER (HIDRV)				'	
Resistance V(erst) = 7.5.5 V 0.9 1.4 1.0	R _{DS(HI_ON)}	High-side driver (HSD) turn-on resistance	$V_{(BTST)} - V_{(PH)} = 5.5 \text{ V}$		6	10	Ω
Variation Variatical Variation Va	R _{DS(HI_OFF)}		V _(BTST) – V _(PH) = 5.5 V		0.9	1.4	Ω
Rosi(LO_ON)	V _(BTST_REFRESH)			3.85	4.3	4.7	V
RDSL(C_0PF) Low-side driver (LSD) turn-off resistance 0.75 1.25 Ω	PWM LOW SIDE D	RIVER (LODRV)				'	
STEEP Soft start step size 64 mA	R _{DS(LO_ON)}	Low-side driver (LSD) turn-on resistance			7.5	12	Ω
STEEP Soft start step size Soft start step size A00 μs	R _{DS(LO_OFF)}	Low-side driver (LSD) turn-off resistance			0.75	1.25	Ω
Is TETE Soft start step time 400 μs PROCHOT V _(ICRIT) ICRIT comparator threshold REG0x3C[15:11] = 01001, as percentage of input current go of input current limit, InputCurrent() = 0x1000 147% 150% 153% V _(INOM) INOM comparator threshold as percentage of input current limit, InputCurrent() = 0x1000 107% 110% 112% V _(IDCHG) IDCHG comparator threshold REG0x3D[15:11] = 10000, as voltage between SRN and SRP 160 163.84 167 REG0x3D[15:11] = 00100, as voltage between SRN and SRP 38 40.96 44 V _(VSYS) VSYS comparator threshold REG0x3C[7:6] = 01 5.88 6 6.12 V LOGIC INPUT (SDA, SCL, BATPRES) V V Input low threshold 0.8 V V _{IN(LO)} Input low threshold 2.1 V V V _{IN(LEAK)} Input bias current V = 7 V -1 μA LOGIC OUTPUT OPEN DRAIN (ACOK, SDA, CMPOUT, TB_STAT) V -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) V = 7 V -1 1 </td <td>INTERNAL SOFT S</td> <td>TART</td> <td></td> <td></td> <td></td> <td></td> <td></td>	INTERNAL SOFT S	TART					
PROCHOT	I _{STEP}	Soft start step size			64		mA
V_(ICRIT) ICRIT comparator threshold REG0x3C[15:11] = 01001, as percentage of input current limit, InputCurrent() = 0x1000 147% 150% 153%	t _{STEP}	Soft start step time			400		μs
V(ICRIT) ICRIT comparator threshold Input current limit, InputCurrent() = 0x1000 147% 150% 153%	PROCHOT					'	
InputCurrent()=0x0800 107% 110% 112	V _(ICRIT)	ICRIT comparator threshold		147%	150%	153%	
V(IDCHG) IDCHG comparator threshold SRN and SRP IBO	$V_{(INOM)}$	INOM comparator threshold		107%	110%	112%	
REG0x3D[15:11] = 00100, as voltage between SRN and SRP 38 40.96 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 44 45 40.95 45 40.95 44 45 40.95 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95 45 40.95	V	IDCHG comparator threshold		160	163.84	167	m\/
LOGIC INPUT (SDA, SCL, BATPRES) V _{IN(LO)} Input low threshold 0.8 V V _{IN(HI)} Input high threshold 2.1 V V _{IN(LEAK)} Input bias current V = 7 V -1 μA LOGIC OUTPUT OPEN DRAIN (ACOK, SDA, CMPOUT, TB_STAT) V V V T V MV V _{O(LO)} Output saturation voltage 5-mA drain current 500 mV V _{O(LEAK)} Leakage current V = 7 V -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) V _{O(LEAK PROCHOT)} Output saturation voltage 17-mA drain current 300 mV	v (IDCHG)	iberio comparator tirresnoto		38	40.96	44	IIIV
V _{IN(LO)} Input low threshold 0.8 V V _{IN(HI)} Input high threshold 2.1 V V _{IN(LEAK)} Input bias current V = 7 V -1 μA LOGIC OUTPUT OPEN DRAIN (ACOK, SDA, CMPOUT, TB_STAT) V _{O(LO)} Output saturation voltage 5-mA drain current 500 mV V _{O(LEAK)} Leakage current V = 7 V -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) Output saturation voltage 17-mA drain current 300 mV	V _(VSYS)	VSYS comparator threshold	REG0x3C[7:6] = 01	5.88	6	6.12	V
$V_{\text{IN(HI)}}$ Input high threshold 2.1 V $V_{\text{IN(LEAK)}}$ Input bias current V = 7 V -1 μA LOGIC OUTPUT OPEN DRAIN (ACOK, SDA, CMPOUT, TB_STAT) $V_{\text{O(LO)}}$ Output saturation voltage 5-mA drain current 500 mV $V_{\text{O(LEAK)}}$ Leakage current V = 7 V -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) Output saturation voltage 17-mA drain current 300 mV	LOGIC INPUT (SDA	A, SCL, BATPRES)	,				
V _{IN(LEAK)} Input bias current V = 7 V -1 μA LOGIC OUTPUT OPEN DRAIN (ACOK, SDA, CMPOUT, \overline{TB} _STAT) V _{O(LO)} Output saturation voltage 5-mA drain current 500 mV V _{O(LEAK)} Leakage current V = 7 V -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) V _{O(LEAK PROCHOT)} Output saturation voltage 17-mA drain current 300 mV		Input low threshold				0.8	V
LOGIC OUTPUT OPEN DRAIN (ACOK, SDA, CMPOUT, TB_STAT) V _{O(LO)} Output saturation voltage 5-mA drain current 500 mV V _{O(LEAK)} Leakage current V = 7 V -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) Output saturation voltage 17-mA drain current 300 mV	$V_{\text{IN(HI)}}$	Input high threshold		2.1			V
$V_{O(LO)}$ Output saturation voltage 5-mA drain current 500 mV $V_{O(LEAK)}$ Leakage current V = 7 V -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) Output saturation voltage 17-mA drain current 300 mV	, ,	· · · · · · · · · · · · · · · · · · ·		-1			μΑ
$V_{O(LEAK)}$ Leakage current $V = 7 V$ -1 1 μA LOGIC OUTPUT OPEN DRAIN (PROCHOT) Output saturation voltage 17-mA drain current 300 mV	LOGIC OUTPUT OF	PEN DRAIN (ACOK, SDA, CMPOUT, TB_S1	TAT)				
LOGIC OUTPUT OPEN DRAIN (PROCHOT) Output saturation voltage 17-mA drain current 300 mV	$V_{O(LO)}$	Output saturation voltage	5-mA drain current			500	mV
Output saturation voltage 17-mA drain current 300 mV	$V_{O(LEAK)}$	Leakage current	V = 7 V	-1		1	μΑ
VO(LEAK PROCHOT)	LOGIC OUTPUT O	PEN DRAIN (PROCHOT)					
$V = 5.5 \text{ V}$ Leakage current $V = 5.5 \text{ V}$ -1 1 μA	Va	Output saturation voltage	17-mA drain current			300	mV
	* U(LEAK_PROCHOT)	Leakage current	V = 5.5 V	-1		1	μΑ



6.6 Timing Requirements

 $4.5 \text{ V} \le V_{\text{VCC}} \le 24 \text{ V}, -40^{\circ}\text{C} \le T_{\text{J}} \le 125^{\circ}\text{C}, \text{ typical values are at } T_{\text{A}} = 25^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$

CACOK, RISE, DEG ACOR (RISING) deglitch to turn on ACPET; VACDET > 2.4V (GBD) 1st tume of REGUNT2(T2) = 0 0.9 1.3 1.7 TACOK, RISE, DEG ACOR (RISING) deglitch to turn off ACPET (RISING) VVCC > VVCC_UVLO, ACDET ramps up, Not 1st time or REGOX12[12] = 1 0.9 1.3 1.7 INPUT OVERCURRENT COMPARATOR (ACOC) 1st time or REGOX12[12] = 1 0.9 12 15 SMBUS TIMING CHARACTERISTICS 9 12 15 SMBUS TIMING CHARACTERISTICS 1 1 1 I.E. SCLK/SDATA fall time 300 1 I.E. SCLK/SDATA fall time 4 50 I.WILL) SCLK pulse width high 4 50 I.WILL) SCLK pulse width low 4.7 1 I.SUSTA) Setup time for start condition 4.7 4 I.SUSTA) Start condition hold time after which first clock pulse is generated 4 4 I.SUSTOP) Setup time for stop condition 4.7 4 I.SUSTOP) Setup time for stop condition 4.7 4 I.SUSTOP) Setup time for sto		PARAM	METER	MIN	TYP	MAX	UNIT
ACOK rising deglitch to turn on ACFET; V _{ACDET} > 2.4V (GBD)	ACOK COMPAR	ATOR					
Not 1st time or REGN 12[12] = 1	+			100	150	200	ms
NPUT OVERCURRENT COMPARATOR (ACOC) Subject time to latch off ACFET Subject time time time time time time time tim	'ACOK_RISE_DEG	ACFET; V _{ACDET} > 2.4V ^[GBD]		0.9	1.3	1.7	s
ACOC_DEG Deglitch time to latch off ACFET 9 12 15	t _{ACOK_FALL_DEG}	ACOK falling deglitch to turn off ACFET [GBD]	V _{VCC} > V _{VCC_UVLO} , ACDET ramps down			3	μs
SMBus TIMING CHARACTERISTICS tr. SCLK/SDATA rise time 1 tr. SCLK/SDATA fall time 300 tw(H) SCLK pulse width high 4 50 tw(L) SCLK pulse width low 4.7 4.7 tsu(STA) Setup time for start condition 4.7 4.7 tsu(STA) Start condition hold time after which first clock pulse is generated 4 50 tsu(STA) Data setup time 250	INPUT OVERCUI	RRENT COMPARATOR (ACOC)					
tig SCLK/SDATA rise time 1 tig SCLK/SDATA fall time 300 tw(H) SCLK pulse width high 4 50 tw(L) SCLK pulse width low 4.7 50 tsu(STA) Setup time for start condition 4.7 4.7 th(STA) Start condition hold time after which first clock pulse is generated 4 4 tsu(DAT) Data setup time 250 250 th(DAT) Data hold time 300 300 tsu(STOP) Setup time for stop condition 4 4 t(BUF) Bus free time between start and stop condition 4.7 4 HOST COMMUNICATION FAILURE timeout SMBus bus release timeout(1) 25 35 teoor Deglitch for watchdog reset signal 10 4 twDI Watchdog timeout period, REG0x12 [14:13] = 01(2) 70 88 105 twDI Watchdog timeout period, REG0x12 [14:13] = 11(2) (default) 140 175 210 PWM DRIVER TIMING topsonthis. Ris	t _{ACOC_DEG}	Deglitch time to latch off ACFET		9	12	15	ms
tp SCLK/SDATA fall time 300 tw(H) SCLK pulse width high 4 50 tw(L) SCLK pulse width low 4.7 4.7 tsu(STA) Setup time for start condition 4.7 4.7 th(STA) Start condition hold time after which first clock pulse is generated 4 4 tsu(DAT) Data setup time 250 250 th(DAT) Data hold time 300 300 tsu(STOP) Setup time for stop condition 4 4 t(BUF) Bus free time between start and stop condition 4.7 4 FS(CL) Clock frequency 10 100 1 HOST COMMUNICATION FAILURE timeout SMBus bus release timeout ⁽¹⁾ 25 35 tBOOT Deglitch for watchdog reset signal 10 10 twDI Watchdog timeout period, REG0x12 [14:13] = 01 ⁽²⁾ 4 5 6 twDI Watchdog timeout period, REG0x12 [14:13] = 10 ⁽²⁾ 70 88 105 twDI Watchdog timeout period, REG0	SMBus TIMING (CHARACTERISTICS					
tw(H) SCLK pulse width high 4 50 tw(L) SCLK pulse width low 4.7 50 tw(L) SCLK pulse width low 4.7 50 tw(L) SCLK pulse width low 4.7 50 tw(L) SExpected width low 4.7 4.7 50 tw(EXTA) Start condition hold time after which first clock pulse is generated 4 4 50	t _R	SCLK/SDATA rise time				1	μs
May (b) SCLK pulse width low 4.7 tag(STA) Setup time for start condition 4.7 tag(STA) Start condition hold time after which first clock pulse is generated 4 tag(DAT) Data setup time 250 tag(DAT) Data hold time 300 tag(DAT) Data hold time 300 tag(BUF) Setup time for stop condition 4 tag(BUF) Bus free time between start and stop condition 4.7 FS(CL) Clock frequency 10 100 1 HOST COMMUNICATION FAILURE 4 25 35 35 35 35 35 35 35 35 35 36 3	t _F	SCLK/SDATA fall time				300	ns
tsu(STA) Setup time for start condition 4.7 th(STA) Start condition hold time after which first clock pulse is generated 4 tsu(DAT) Data setup time 250 th(DAT) Data hold time 300 tsu(STOP) Setup time for stop condition 4 t(BUF) Bus free time between start and stop condition 4.7 FS(CL) Clock frequency 10 100 100 100 100 100 100 10	$t_{W(H)}$	SCLK pulse width high	SCLK pulse width high				μs
th _{H(STA)} Start condition hold time after which first clock pulse is generated th _{SU(DAT)} Data setup time 250 th _{H(DAT)} Data hold time 300 tsu(STOP) Setup time for stop condition 4 t(BUF) Bus free time between start and stop condition 4.7 F _{S(CL)} Clock frequency 10 100 100 100 100 100 100 10	$t_{W(L)}$	SCLK pulse width low	4.7			μs	
tsu(DAT) Data setup time 250 th(DAT) Data hold time 300 tsu(STOP) Setup time for stop condition 4 t(BUF) Bus free time between start and stop condition 4.7 F _{S(CL)} Clock frequency 10 100 100 1 HOST COMMUNICATION FAILURE ttimeout SMBus bus release timeout (1) 25 35 tBOOT Deglitch for watchdog reset signal 10 tWDI Watchdog timeout period, REG0x12 [14:13] = 01 (2) 4 5 6 tWDI Watchdog timeout period, REG0x12 [14:13] = 10 (2) 70 88 105 tWDI Watchdog timeout period, REG0x12 [14:13] = 11 (2) (default) 140 175 210 PWM DRIVER TIMING to Delate the form low side to high side 20 50 10 10 10 10 10 10 10 10 10 10 10 10 10	t _{SU(STA)}	Setup time for start condition	4.7			μs	
th(IDAT) Data hold time 300 tsu(STOP) Setup time for stop condition 4 t(BUF) Bus free time between start and stop condition 4.7 FS(CL) Clock frequency 10 100 1 HOST COMMUNICATION FAILURE ttimeout SMBus bus release timeout(1) 25 35 tBOOT Deglitch for watchdog reset signal 10 tWDI Watchdog timeout period, REG0x12 [14:13] = 01(2) 4 5 6 tWDI Watchdog timeout period, REG0x12 [14:13] = 10(2) 70 88 105 tWDI Watchdog timeout period, REG0x12 [14:13] = 11(2) (default) 140 175 210 PWM DRIVER TIMING to Depart the for stop condition 4 5 6 10 10 10 10 10 10 10 10 10 10 10 10 10	t _{H(STA)}	Start condition hold time after which	first clock pulse is generated	4			μs
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{SU(DAT)}	Data setup time		250			ns
t _(BUF) Bus free time between start and stop condition F _{S(CL)} Clock frequency HOST COMMUNICATION FAILURE t _{timeout} SMBus bus release timeout ⁽¹⁾ 25 35 t _{BOOT} Deglitch for watchdog reset signal 10 t _{WDI} Watchdog timeout period, REG0x12 [14:13] = 01 ⁽²⁾ t _{WDI} Watchdog timeout period, REG0x12 [14:13] = 10 ⁽²⁾ 70 88 105 t _{WDI} Watchdog timeout period, REG0x12 [14:13] = 11 ⁽²⁾ (default) PWM DRIVER TIMING t _{DEADTIME_RISE} Driver dead time from low side to high side	t _{H(DAT)}	Data hold time		300			ns
$F_{S(CL)} \text{Clock frequency} \qquad \qquad$	t _{SU(STOP)}	Setup time for stop condition		4			μs
HOST COMMUNICATION FAILURE tt _{timeout} SMBus bus release timeout ⁽¹⁾ 25 35 t _{BOOT} Deglitch for watchdog reset signal 10 t _{WDI} Watchdog timeout period, REG0x12 [14:13] = 01 ⁽²⁾ 4 5 6 t _{WDI} Watchdog timeout period, REG0x12 [14:13] = 10 ⁽²⁾ 70 88 105 t _{WDI} Watchdog timeout period, REG0x12 [14:13] = 11 ⁽²⁾ (default) 140 175 210 PWM DRIVER TIMING t _{DEADTIME_RISE} Driver dead time from low side to high side 20	t _(BUF)	Bus free time between start and stop	condition	4.7			μs
t _{limeout} SMBus bus release timeout ⁽¹⁾ 25 35 t _{BOOT} Deglitch for watchdog reset signal 10 Image: Control of the	F _{S(CL)}	Clock frequency		10		100	kHz
Deglitch for watchdog reset signal 10	HOST COMMUN	ICATION FAILURE					
twol Watchdog timeout period, REG0x12 [14:13] = 01 ⁽²⁾ 4 5 6 twol Watchdog timeout period, REG0x12 [14:13] = 10 ⁽²⁾ 70 88 105 twol Watchdog timeout period, REG0x12 [14:13] = 11 ⁽²⁾ (default) 140 175 210 PWM DRIVER TIMING tDEADTIME_RISE Driver dead time from low side to high side 20	t _{timeout}	SMBus bus release timeout ⁽¹⁾		25		35	ms
$t_{WDI} \qquad \text{Watchdog timeout period, REG0x12 [14:13] = } 10^{(2)} \qquad \qquad 70 \qquad 88 \qquad 105$ $t_{WDI} \qquad \text{Watchdog timeout period, REG0x12 [14:13] = } 11^{(2)} \text{ (default)} \qquad \qquad 140 \qquad 175 \qquad 210$ $PWM DRIVER TIMING$ $t_{DEADTIME_RISE} \qquad \text{Driver dead time from low side to high side} \qquad \qquad 20$	t _{BOOT}	Deglitch for watchdog reset signal		10			ms
Watchdog timeout period, REG0x12 [14:13] = 11 ⁽²⁾ (default) PWM DRIVER TIMING topeoptime_Rise	t _{WDI}	Watchdog timeout period, REG0x12	[14:13] = 01 ⁽²⁾	4	5	6	
PWM DRIVER TIMING t _{DEADTIME_RISE} Driver dead time from low side to high side 20	t _{WDI}	Watchdog timeout period, REG0x12	70	88	105	s	
t _{DEADTIME_RISE} Driver dead time from low side to high side 20	t _{WDI}	Watchdog timeout period, REG0x12	140	175	210		
DENTIME_NO.	PWM DRIVER TI	MING			·		
t _{DEADTIME_FALL} Driver dead time from high side to low side 20	t _{DEADTIME_RISE}	Driver dead time from low side to hig	h side		20		ns
	t _{DEADTIME_FALL}	Driver dead time from high side to lo	w side		20		ns

⁽¹⁾ Devices participating in a transfer timeout when any clock low exceeds the 25-ms minimum timeout period. Devices that have detected a timeout condition must reset the communication no later than the 35-ms maximum timeout period. Both a master and a slave must adhere to the maximum value specified because it incorporates the cumulative stretch limit for both a master (10 ms) and a slave (25 ms).

⁽²⁾ User can adjust threshold through SMBus ChargeOption() REG0x12.







Figure 1. SMBus Communication Timing Waveforms



6.7 Typical Characteristics





7 Detailed Description

7.1 Overview

The bq24780S is a 1-4 cell battery charge controller with power selection for space-constrained, multi-chemistry portable applications such as notebook and detachable ultrabook. It supports wide input range of input sources from 4.5 V to 24 V, and 1-4 cell battery for a versatile solution.

The bq24780S supports automatic system power source selection with separate drivers for n-channel MOSFETS on the adapter side and battery side.


The bq24780S features Dynamic Power Management (DPM) to limit the input power and avoid AC adapter overloading. During battery charging, as the system power increases, the charging current will reduce to maintain total input current below adapter rating. If system power demand is temporarily exceeds adapter rating, the bq24780S supports hybrid power boost mode (previously called "turbo boost mode") to allow battery discharge energy to supplement system power. For details of hybrid power boost mode, refer to *Device Functional Modes* section.

The bq24780S closely monitors system power (PMON), input current (IADP) and battery discharge current (IDCHG) with highly accurate current sense amplifiers. If current is too high, adapter or battery is removed, a PROCHOT signal is asserted to CPU so that the CPU optimizes its performance to the power available to the system.

The SMBus controls input current, charge current and charge voltage registers with high resolution, high accuracy regulation limits. It also sets the PROCHOT timing and threshold profile to meet system requirements.



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Device Power Up

The bq24780S gets power from adapter or battery. After VCC is above its UVLO threshold, the device wakes up and starts communication.

7.3.1.1 Battery Only

When VCC voltage is above UVLO, bq24780S powers up to turn on BATFET and starts SMBus communication. By default, bq24780S stays in low power mode (REG0x12[15] = 1) with lowest quiescent current. When REG0x12[15] is set to 0, the device enters performance mode. User can enable IDCHG buffer, PMON, PROCHOT or comparator through SMBus. REGN LDO is enabled (except for IDCHG buffer) for accurate reference.

7.3.1.2 Adapter Detect and ACOK Output

An external resistor divider attenuates the adapter voltage before it goes to ACDET. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage, but lower than the maximum allowed adapter voltage. When ACDET is above 0.6V, all bias circuits are enabled.

The open drain ACOK output can be pulled to external rail under the following conditions:

- V_{VCC UVLOZ} < V_{VCC} < ACOVP
- V_{ACDET} > 2.4 V
- V_{VCC} V_{SRN} > V_{VCC} SRN FALL + V_{VCC} SRN HYST

The REG0x37[11] tracks the status of ACOK pin. ACOK deglitch time is 150ms at the first time adapter plug-in, and 1.3 sec at the following plug-ins after VCC or SRN is above its UVLOZ.

7.3.1.2.1 Adapter Overvoltage (ACOVP)

When the VCC pin voltage is higher than 26 V, it is considered adapter over voltage. ACOK is pulled low, and charge is disabled. ACFET/RBFET are turned off to disconnect the high voltage adapter to system during ACOVP. BATFET is turned on if turn-on conditions are valid.

When VCC voltage falls below 24 V, it is considered as adapter voltage returns back to normal voltage. ACOK is pulled high by an external pullup resistor. BATFET is turned off and ACFET and RBFET is turned on to power the system from the adapter.

7.3.2 System Power Selection

The bq24780S device automatically switches adapter or battery power to system. An automatic break-before-make logic prevents shoot-through currents when the selectors switch.

The ACDRV drives a pair of common-source (CMSRC) N-channel power MOSFETs (ACFET and RBFET) between adapter and ACP. The ACFET separates adapter from system and battery, and provides a limited di/dt when plugging in adapter by controlling the ACFET turn-on time. Meanwhile, it protects the adapter when the system or battery is shorted. The RBFET provides negative input voltage protection and battery discharge protection when adapter is shorted to ground, and minimizes system power dissipation with its low R_{DS(on)} compared to a Schottky diode.

When the adapter is not present, ACDRV is pulled to CMSRC to keep ACFET and RBFET off, disconnecting the adapter from the system. BATDRV stays at V_{BATSRC} + 6 V to connect battery to system if all of the following conditions are valid:

- $V_{CC} > V_{UVLO}$
- V_{ACN} < V_{SRN} + 200 mV
- ACFET/RBFET off

After the adapter plugs in, the system power source switches from battery to adapter if all of the following conditions are valid:

- ACOK high
- Not in LEARN mode
- In LEARN mode and V_{SRN} < battery depletion threshold



Feature Description (continued)

The gate drive voltage on ACFET and RBFET is $V_{CMSRC} + 6$ V. If the ACFET/RBFET have been turned on for 20 ms, and the voltage across gate and source is still less than 5.7 V, ACFET and RBFET are turned off. After 1.3s delay, it resumes turning on ACFET and RBFET. If such a failure is detected seven times within 90 seconds, ACFET/RBFET are latched off and an adapter removal and system shut down is required to force ACDET < 0.6 V to reset the IC. After IC reset from latch off, ACFET/RBFET can be turned on again. After 90 seconds, the failure counter is reset to zero to prevent latch off.

To turn off ACFET/RBFET, one of the following conditions must be valid:

- In LEARN mode and V_{SRN} is above battery depletion threshold;
- ACOK low

To limit the adapter inrush current during ACFET turn-on, the Cgs and Cgd external capacitor of ACFET must be carefully selected following the guidelines below:

- Minimize total capacitance on system
- Cgs should be 40x or higher than Cgd to avoid ACFET false turn on during adapter hot plug-in
- · Fully turn on ACFET within 20 ms, otherwise, charger IC will consider turn-on failure
- Check with MOSFET vendor on peak current rating
- Place 4-kΩ resistor in series with ACDRV, CMSRC, and BATDRV pin to limit inrush current.

7.3.3 Enable and Disable Charging

In charge mode, the following conditions have to be valid to start charge:

- Charge is enabled through SMBus (REG0x12[0], default is 0, charge enabled)
- ILIM pin voltage is higher than 120 mV
- All ChargeCurrent(), ChargeVoltage() and InputCurrent() registers have valid value programmed
- ACOK is valid (see <u>Device Power Up</u> for details)
- ACFET and RBFET turn on and gate voltage is high enough (see System Power Selection for details)
- V_{SRN} does not exceed BATOVP threshold
- IC temperature does not exceed TSHUT threshold
- Not in ACOC condition (see <u>Device Protections Features</u> for details)

One of the following conditions stops on-going charging:

- Charge is inhibited through SMBus(REG0x12[0]=1)
- · ILIM pin voltage is lower than 60 mV
- One of three registers is set to 0 or out of range
- ACOK is pulled low (see <u>Device Power Up</u> for details)
- ACFET turns off
- V_{SRN} exceeds BATOVP threshold
- TSHUT IC temperature threshold is reached
- ACOC is detected (see <u>Device Protections Features</u> for details)
- Short circuit is detected (see Inductor Short, MOSFET Short Protection for details)
- Watchdog timer expires if watchdog timer is enabled (see Charger Timeout for details)

7.3.3.1 Automatic Internal Soft-Start Charger Current

Every time the charge is enabled, the charger automatically applies soft-start on charge current to avoid any overshoot or stress on the output capacitors or the power converter. The charge current starts at 128 mA, and the step size is 64 mA in CCM mode for a 10 m Ω current sensing resistor. Each step lasts around 400 μ s in CCM mode, till it reaches the programmed charge current limit. No external components are needed for this function.

During DCM mode, the soft start up current step size is larger and each step lasts for longer time period due to the intrinsic slow response of DCM mode.



Feature Description (continued)

7.3.4 Current and Power Monitor

7.3.4.1 High Accuracy Current Sense Amplifier (IADP and IDCHG)

As an industry standard, a high-accuracy current sense amplifier (CSA) is used to monitor the input current (IADP) and the discharge current (IDCHG). IADP voltage is 20X or 40X the differential voltage across ACP and ACN. IDCHG voltage is 8X or 16X the differential voltage across SRN and SRP. After VCC is above UVLO and ACDET is above 0.6 V, IADP output becomes valid. .

A maximum 100-pF capacitor is recommended to connect on the output for decoupling high-frequency noise. An additional RC filter is optional, if additional filtering is desired. Note that adding filtering also adds additional response delay. The CSA output voltage is clamped at 3.3 V. To lower the voltage on current monitoring, a resistor divider from CSA output to GND can be used and accuracy over temperature can still be achieved

7.3.4.2 High Accuracy Power Sense Amplifier (PMON)

The bq24780S device monitors total available power from adapter and battery together. The ratio of PMON voltage and total power K_{PMON} can be programmed in REG0x3B[9] with default 1 μ A/W. The bq24780S device allows input sense resistor 2x or 1/2x of charge sense resistor by setting REG0x3B[13:12] to 1.

$$I_{PMON} = K_{PMON} (V_{IN} \times I_{IN} - V_{BAT} \times I_{BAT}) (I_{BAT} > 0 \text{ during charge}; I_{BAT} < 0 \text{ during discharge})$$
 (1)

A resistor is connected on the PMON pin to converter output current to output voltage. A maximum 100-pF capacitor is recommended to connect on the output for decoupling high-frequency noise. An additional RC filter is optional, if additional filtering is desired. Note that adding filtering also adds additional response delay. The PMON output voltage is clamped to 3.3 V.

7.3.5 Processor Hot Indication for CPU Throttling

When CPU is running turbo mode, the peak power may exceed total available power from adapter and battery. The adapter current and battery discharge overshoot, or system voltage drop indicates the system power may be too high. When the adapter or battery is removed, the remaining power source may not support the peak power in turbo mode. The processor hot function in bq24780S monitors these events, and PROCHOT pulse is asserted.

The PROCHOT triggering events include:

- ICRIT: adapter peak current
- INOM: adapter average current (110% of input current limit)
- IDCHG: battery discharge current
- VSYS: system voltage on SRN for 2s 4s battery
- ACOK: upon adapter removal (ACOK pin HIGH to LOW)
- BATPRES: upon battery removal (BATPRES pin LOW to HIGH)
- CMPOUT: Independent comparator output (CMPOUT pin HIGH to LOW)

The threshold of ICRIT, IDCHG or VSYS, and the deglitch time of ICRIT, INOM, IDCHG or CMPOUT are programmable through SMBus. Each triggering event can be individually enabled in REG0x3D[6:0].



Feature Description (continued)




Figure 6. PROCHOT Profile

When any event in PROCHOT profile is triggered, PROCHOT is asserted low for minimum 10 ms (default REG0x3C[4:3]=10). At the end of the 10 ms, if the PROCHOT event is still active, the pulse gets extended.

During one cycle of PROCHOT, all the triggering events are saved in status register REG0x3A[6:0] for easy test debug and system optimization.

7.3.6 Converter Operation

The synchronous buck PWM converter uses a fixed frequency voltage control scheme and internal type III compensation network. The LC output filter gives a characteristic resonant frequency:

$$f_{o} = \frac{1}{2\pi\sqrt{L_{o}C_{o}}} \tag{2}$$

The resonant frequency, f_o, is used to determine the compensation to ensure there is sufficient phase margin for the target bandwidth. The LC output filter should be selected to give a resonant frequency of 10- to 20-kHz nominal for the best performance. Suggested component value for a charge current of 800-kHz default switching frequency is shown in Table 1:

Table 1. Suggest Component Value for Charge Current of 800-kHz Default Switching Frequency

CHARGE CURRENT	2A	3A	4A	6A	8A
Output Inductor Lo (µH)	6.8 or 8.2	5.6 or 6.8	3.3 or 4.7	3.3	2.2
Output Capacitor Co (µF)	20	20	20	30	40
Sense Resistor (mΩ)	10	10	10	10	10

Ceramic capacitors show a DC-bias effect. This effect reduces the effective capacitance when a DC-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a DC bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value to get the required value at the operating point.



7.3.6.1 Continuous Conduction Mode (CCM)

With sufficient charge current, the inductor current does not cross 0, which is defined as CCM. The controller starts a new cycle with ramp coming up from 200 mV. As long as EAO voltage is above the ramp voltage, the high-side MOSFET (HSFET) stays on. When the ramp voltage exceeds EAO voltage, HSFET turns off and low-side MOSFET (LSFET) turns on. At the end of the cycle, ramp gets reset and LSFET turns off, ready for the next cycle. There is always break-before-make logic during transition to prevent cross-conduction and shoot-through. During the dead time when both MOSFETs are off, the body-diode of the low-side power MOSFET conducts the inductor current.

During CCM, the inductor current always flows and creates a fixed two-pole system. Having the LSFET turn-on keeps the power dissipation low and allows safe charging at high currents.

7.3.6.2 Discontinuous Conduction Mode (DCM)

During the HSFET off time when LSFET is on, the inductor current decreases. If the current goes to 0, the converter enters DCM. Every cycle, when the voltage across SRP and SRN falls below 5 mV (0.5 A on 10 m Ω), the undercurrent-protection comparator (UCP) turns off LSFET to avoid negative inductor current, which may boost the system through the body diode of HSFET.

During DCM the loop response automatically changes. It changes to a single-pole system and the pole is proportional to the load current.

7.3.6.3 Non-Sync Mode and Light Load Comparator

As the charge current is below 125 mA (on 10-mΩ sense resistor), the light load comparator keeps LSFET off. The converter enters non-sync mode. With LSFET, body diode blocks negative current in the inductor so that no current flows back to the input. As charge current rises above 250 mA, LSFET turns on again.

7.3.6.4 EMI Switching Frequency Adjust

The charger switching frequency can be adjusted 600 kHz or 1 MHz to solve EMI issues through SMBus command REG0x12[9:8].

7.3.7 Battery LEARN Cycle

A battery LEARN cycle can be activated through the REG0x12[5]. When LEARN is enabled, the system receives power from the battery instead of the adapter turning off ACFET/RBFET and turning on BATFET. The LEARN function allows the battery to discharge in order to calibrate the battery gas gauge over a complete discharge and charge cycle. The controller automatically exits the LEARN cycle when the battery voltage is below the battery depletion threshold. The system switches back to adapter input by turning off BATFET and turning on ACFET/RBFET. After the LEARN cycle, REG0x12[5] is automatically reset to 0.

When the battery is removed during LEARN mode, BATPRES rises from low to high and the device exits LEARN mode. ACFET/RBFET quickly turns on in 100µs to prevent the system from crashing. The turn-on triggered by BATPRES is faster than that triggered by battery depletion comparator.

7.3.8 Charger Timeout

The bq24780S device includes a watchdog timer to terminate charging or hybrid power boost mode if the charger does not receive a write ChargeVoltage() or write ChargeCurrent() command within 175 s (adjustable through 0x12[14:13] command).

If a watchdog timeout occurs, all register values keep unchanged, but converter is suspended. A write to ChargeVoltage(), or ChargeCurrent(), or change REG0x12[14:13] resets watchdog timer and resumes converter for charging or hybrid power boost mode. The watchdog timer can be disabled, or set to 5, 88, or 175 s through SMBus command REG0x12[14:13]).



7.3.9 Device Protections Features

7.3.9.1 Input Overcurrent Protection (ACOC)

The bq24780S device cannot maintain the input current level if the charge current has been already reduced to 0. When the input current exceeds 1.25x or 2x of ICRIT set point (with 12-ms blank-out time), ACFET/RBFET is latches off and an adapter removal is required to force ACDET < 0.6 V to reset IC. After IC reset from latch off, ACFET/RBFET can be turned on again.

The ACOC function threshold can be set to 1.25x or 2x of ICRIT (REG37[9]) current or disabled through SMBus command (REG0x37[10]).

7.3.9.2 Charge Overcurrent Protection (CHGOCP)

The bq24780S device has cycle-by-cycle peak overcurrent protection. It monitors the voltage across SRP and SRN, and prevents the current from exceeding the threshold based on the charge current set point. The high-side gate drive turns off for the rest of the cycle when over current is detected, and resumes when the next cycle starts.

The charge OCP threshold is automatically set to 6, 9, and 12 A on a 10-m Ω current sensing resistor based on charge current register value. This prevents the threshold from being too high, which is not safe, or too low, which can be triggered in typical operation. Select proper inductance to prevent OCP triggering in typical operation due to high inductor current ripple.

7.3.9.3 Battery Overvoltage Protection (BATOVP)

The bq24780S device does not allow the high-side and low-side MOSFET to turn-on when the battery voltage at SRN exceeds 104% of the regulation voltage set point. If BATOVP lasts over 30 ms, charger is completely disabled. This allows a quick response to an overvoltage condition – such as when the load is removed or the battery is disconnected. A 6-mA current sink from SRP to GND is only on during BATOVP and allows discharging the stored output inductor energy that is transferred to the output capacitors.

7.3.9.4 Battery Short

When battery voltage on SRN falls below 2.5 V, the converter resets for 1 ms and resumes charge if all the enable conditions in the *Enable and Disable Charging* section are satisfied. This prevents overshoot current in the inductor, which can saturate the inductor and may damage the MOSFET. The charge current is limited to 0.5 A on $10\text{-m}\Omega$ current sensing resistor when BATLOWV condition persists and LSFET keeps off. The LSFET turns on only for a refreshing pulse to charge BTST capacitor.

7.3.9.5 Thermal Shutdown Protection (TSHUT)

The WQFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As an added level of protection, the charger converter turns off for self-protection whenever the junction temperature exceeds the 155°C. The charger stays off until the junction temperature falls below 135°C. During thermal shutdown, the REGN LDO current limit is reduced to 14 mA. Once the temperature falls below 135°C, charge can be resumed with soft start.

7.3.9.6 Inductor Short, MOSFET Short Protection

The bq24780S device has a unique short circuit protection feature. Its cycle-by-cycle current monitoring feature is achieved through monitoring the voltage drop across RDS(on) of the MOSFETs after a certain amount of blanking time. In case of a MOSFET short or inductor short circuit, the overcurrent condition is sensed by two comparators and two counters are triggered. After seven short circuit events, the charger is latched off and ACFET and RBFET are turned off to disconnect the adapter from the system. BATFET is turned on to connect the battery pack to the system. To reset the charger from latch-off status, the IC VCC pin must be pulled below UVLO or the ACDET pin must be pulled below 0.6 V. This can be achieved by removing the adapter and shutting down the operation system. The low-side MOSFET Vds monitor circuit is enabled by REG0x37[7], and the threshold is 750 mV. The high-side MOSFET Vds monitor circuit protection threshold is used for cycle-by-cycle current limiting, charger does not latch up.



Due to the amount of blanking time to prevent noise when MOSFET just turns on, the cycle-by-cycle charge overcurrent protection may detect high current and turn off MOSFET first before the short circuit protection circuit can detect short condition because the blanking time has not finished. In such a case, the charger may not be able to detect a short circuit and the counter may not be able to count to seven then latch off. Instead the charger may continuously keep switching with very narrow duty cycle to limit the cycle-by-cycle current peak value. However, the charger should still be safe and does not cause failure because the duty cycle is limited to a very short time and the MOSFET should still be inside the safety operation area. During a soft start period, it may take a long time instead of just seven switching cycles to detect short circuit based on the same blanking time reason.

7.4 Device Functional Modes

7.4.1 Battery Charging

The bq24780S charges 1-4 cell battery in constant current (CC), and constant voltage (CV) mode. The host programs battery voltage in REG0x15(). According to battery voltage, the host programs appropriate charge current in REG0x14(). When battery is full or battery is not in good condition to charge, host terminates charge by setting REG0x12[0] to 1, or setting either ChargeVoltage() or ChargeCurrent() to zero.

See the Feature Description section for details on charge enable conditions and register programming.

7.4.2 Hybrid Power Boost Mode

The bq24780S device supports the hybrid power boost mode by allowing battery discharge energy to system when system power demand is temporarily higher than adapter maximum power level so the adapter does not crash. After device powers up, the REG0x37[2] is 0 to disable hybrid power boost mode. To enable hybrid power boost mode, host writes 1 to REG0x37[2]. The TB_STAT pin and REG0x37[1] indicate if the device is in hybrid power boost mode.

To support hybrid power boost mode, input current must be set higher than 1536 mA for 10 m Ω input current sensing resistor. When input current is higher than 107% of input current limit in REG0x3F(), charger IC allows battery discharge and charger converter changes from buck converter to boost converter. During hybrid power boost mode the adapter current is regulated at input current limit level so that adapter will not crash. The battery discharge current depends on system current requirement and adapter current limit. The watchdog timer can be enabled to prevent converter running at hybrid power boost mode for too long.

7.4.2.1 Battery Discharge Current Regulation in Hybrid Power Boost Mode

To keep the discharge current below battery OCP rating during boost mode, the bq24780S device supports discharge current regulation. After device powers up, the REG0x37[15] is 0 to disable discharge current regulation. To enable discharge current regulation, host writes 1 to REG0x37[15].

Once the battery discharge current is limited, the input current goes up to meet the system current requirement. The user can assert PROCHOT to detect input current increase (ICRIT or INOM), and request CPU throttling to lower the system power.



7.5 Programming

7.5.1 SMBus Interface

The bq24780S device operates as a slave, receiving control inputs from the embedded controller host through the SMBus interface. The bq24780S device uses a simplified subset of the commands documented in *System Management Bus Specification V1.1*, which can be downloaded from www.smbus.org. The bq24780S device uses the SMBus read-word and write-word protocols (shown in Table 2 and Table 3) to communicate with the smart battery. The bq24780S device performs only as a SMBus slave device with address 0b00010010 (0x12H) and does not initiate communication on the bus. In addition, the device has two identification registers, a 16-bit device ID register (0xFFH) and a 16-bit manufacturer ID register (0xFEH).

SMBus communication starts when VCC is above UVLO.

The data (SDA) and clock (SCL) pins have Schmitt-trigger inputs that can accommodate slow edges. Choose pullup resistors ($10~\text{k}\Omega$) for SDA and SCL to achieve rise times according to the SMBus specifications. Communication starts when the master signals a start condition, which is a high-to-low transition on SDA, while SCL is high. When the master has finished communicating, the master issues a stop condition, which is a low-to-high transition on SDA, while SCL is high. The bus is then free for another transmission. Figure 7 and Figure 8 show the timing diagram for signals on the SMBus interface. The address byte, command byte, and data bytes are transmitted between the start and stop conditions. The SDA state changes only while SCL is low, except for the start and stop conditions. Data is transmitted in 8-bit bytes and is sampled on the rising edge of SCL. Nine clock cycles are required to transfer each byte in or out of the bq24780S device because either the master or the slave acknowledges the receipt of the correct byte during the ninth clock cycle. The bq24780S supports the charger commands listed in Table 2.

7.5.1.1 SMBus Write-Word and Read-Word Protocols

Table 2. Write-Word Format

S (1)(2)	SLAVE ADDRESS ⁽¹⁾	W (1)(3)	ACK (4)(5)	COMMAND BYTE ⁽¹⁾	ACK (4)(5)	LOW DATA BYTE ⁽¹⁾	ACK (4)(5)	HIGH DATA BYTE ⁽¹⁾	ACK (4)(5)	P (1)(6)
	7 bits	1b	1b	8 bits	1b	8 bits	1b	8 bits	1b	
	MSB LSB	0	0	MSB LSB	0	MSB LSB	0	MSB LSB	0	

- (1) Master to slave
- (2) S = Start condition or repeated start condition
- (3) W = Write bit (logic-low)
- (4) Slave to master (shaded gray)
- (5) ACK = Acknowledge (logic-low)
- (6) P = Stop condition


Table 3. Read-Word Format

S ⁽¹⁾ (2)	SLAVE ADDRESS ⁽¹⁾	W (1) (3)	ACK (4)(5)	COMMAND BYTE ⁽¹⁾	ACK (4)(5)	S ⁽¹⁾	SLAVE ADDRESS ⁽¹⁾	R ⁽¹⁾ (6)	ACK (4)(5)	LOW DATA BYTE ⁽⁴⁾	ACK (1)(5)	HIGH DATA BYTE ⁽⁴⁾	NACK (1)(7)	P (1)(8)
	7 bits	1b	1b	8 bits	1b		7 bits	1b	1b	8 bits	1b	8 bits	1b	
	MSB LSB	0	0	MSB LSB	0		MSB LSB	1	0	MSB LSB	0	MSB LSB	1	

- (1) Master to slave
- (2) S = Start condition or repeated start condition
- (3) W = Write bit (logic-low)
- (4) Slave to master (shaded gray)
- (5) ACK = Acknowledge (logic-low)
- (6) R = Read bit (logic-high)
- (7) NACK = Not acknowledge (logic-high)
- (8) P = Stop condition

TEXAS INSTRUMENTS

7.5.1.2 Timing Diagrams



A = Start condition

B = MSB of address clocked into slave

C = LSB of address clocked into slave

D = R/W bit clocked into slave

E = Slave pulls SMBDATA line low

F = ACKNOWLEDGE bit clocked into master

G = MSB of data clocked into slave

H = LSB of data clocked into slave

I = Slave pulls SMBDATA line low


J = Acknowledge clocked into master

K = Acknowledge clock pulse

L = Stop condition, data executed by slave

M = New start condition

Figure 7. SMBus Write Timing



A = START CONDITION

E = SLAVE PULLS SMBDATA LINE LOW

I = ACKNOWLEDGE CLOCK PULSE

A = Start condition

B = MSB of address clocked into slave

C = LSB of address clocked into slave

D = R/W bit clocked into slave

E = Slave pulls SMBDATA line low

F = ACKNOWLEDGE bit clocked into master

G = MSB of data clocked into master

H = LSB of data clocked into master

I = Acknowledge clock pulse

J = Stop condition

K = New start condition

Figure 8. SMBus Read Timing



7.6 Register Maps

7.6.1 Battery-Charger Commands

The bq24780S supports thirteen battery-charger commands that use either Write-Word or Read-Word protocols, as summarized in Table 4. ManufacturerID() and DeviceID() can be used to identify the bq24780S. The ManufacturerID() command always returns 0x0040H and the DeviceID() command always returns 0x0030H.

Table 4. Battery Charger Command Summary

REGISTER ADDRESS	REGISTER NAME	READ OR WRITE	DESCRIPTION	POR STATE
0x12H	ChargeOption0() Table 5	Read or Write	Charge Options Control 0	0xE108H
0x3BH	ChargeOption1() Table 6	Read or Write	Charge Options Control 1	0xC210H
0x38H	ChargeOption2()Table 7	Read or Write	Charge Options Control 2	0x0384H
0x37H	ChargeOption3()Table 8	Read or Write	Charge Options Control 3	0x1A40H
0x3CH	ProchotOption0()Table 9	Read or Write	PROCHOT Options Control 0	0x4A54H
0x3DH	ProchotOption1() Table 10	Read or Write	PROCHOT Options Control 1	0x8120H
0x3AH	ProchotStatus() Table 11	Read Only	PROCHOT status	0x0000H
0x14H	ChargeCurrent() Table 12	Read or Write	7-bit Charge Current Setting	0x0000H
0x15H	ChargeVoltage() Table 13	Read or Write	11-bit Charge Voltage Setting	0x0000H
0x39H	DischargeCurrent() Table 15	Read or Write	6-bit Discharge Current Setting	0x1800H, or 6144mA
0x3FH	InputCurrent() Table 14	Read or Write	6-bit Input Current Setting	0x1000H, or 4096mA
0xFEH	ManufacturerID()	Read Only	Manufacturer ID	0x0040H
0xFFH	DeviceID()	Read Only	Device ID	0x30H



7.6.2 Setting Charger Options

7.6.2.1 ChargeOption0 Register

Figure 9. ChargeOption0 Register (0x12H)

15	14	13	12	11	10	9	8
Low Power WATCHDOG Timer Adjust Mode Enable			Reserved	Switching Frequency			
R/W R/W		R			R/W		
7	6	5	4	3	2	1	0
Reserved		LEARN Mode Enable	IADP Amplifier Gain for Primary Input	IDCHG Amplifier Ratio	Reserv	red	Charge Inhibit
F	₹	R/W	R/W	R/W	R		R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 5. ChargeOption0 Register (0x12H)

		Table of Charge Options Regions (OX1211)
BIT	BIT NAME	DESCRIPTION
[15]	Low Power Mode Enable (EN_LWPWR)	O: IC in performance mode with battery only. The PROCHOT, current/power monitor buffer and independent comparator follow register setting. 1: IC in low power mode with battery only. IC is in the lowest quiescent current when this bit is enabled. PROCHOT, discharge current monitor buffer, power monitor buffer and independent comparator are disabled (default at POR)
[14:13]	WATCHDOG Timer Adjust (WDTMR_ADJ)	Set maximum delay between consecutive SMBus write charge voltage or charge current command. If IC does not receive write on REG0x14() or REG0x15() within the watchdog time period, the charger converter stops to disable charge and boost mode operation. After expiration, the timer will resume upon the write of REG0x14() or REG0x15(). The charge or boost operation will resume if all the other conditions are valid. O0: Disable watchdog timer O1: Enabled, 5 sec 10: Enabled, 88 sec 11: Enable watchdog timer (175 s) (default at POR)
[12:10]	Reserved	0 - Reserved
[9:8]	Switching Frequency (PWM_FREQ)	Converter switching frequency. 00: 600 kHz 01: 800 kHz (default at POR) 10: 1 MHz 11: Reserved
[7:6]	Reserved	0 - Reserved
[5]	LEARN Mode Enable (EN_LEARN)	Battery LEARN mode enable. In LEARN mode, ACFET and RBFET turns off and BATFET turns on. When /BATPRES is HIGH, IC exits LEARN mode and this bit is set back to 0. When the battery is depleted, the charger cannot enable LEARN mode 0: Disable LEARN mode (default at POR) 1: Enable LEARN mode
[4]	IADP Amplifier Gain for Primary Input (IADP_GAIN)	Ratio of IADP pin voltage over the voltage across ACP and ACN. 0: 20X (default at POR) 1: 40X
[3]	IDCHG Amplifier Gain (IDCHG_GAIN)	Ratio of IDCHG pin voltage over the voltage across SRN and SRP. 0: 8x with discharge current regulation range 0-32A. 0: 8x with discharge current regulation range 0-32A. 1: 16x with discharge current regulation range (default at POR)
[2:1]	Reserved	0 - Reserved
[0]	Charge Inhibit (CHRG_INHIBIT)	Charge inhibit. When this bit is 0, battery charging is enabled with valid value in REG0x14() and REG0x15() 0: Enable charge (default at POR) 1: Inhibit charge



7.6.3 ChargeOption1 Register

Figure 10. ChargeOption1 Register (0x3BH)

15	14	13	12	11	10	9	8
BAT Depletion Comparator Input/Discharge Sense Threshold Resistor Ratio R		EN_IDCHG	EN_PMON	PMON Gain	Reserved		
R	R/W R/W		R/W	R/W	R/W	R	
7	6	5	4	3	2	1	0
Independent Comparator Reference	Independent Comparator Polarity	Independent Comparator Deglitch Time		Power Path Latch- off Enable	Reserved	Discharge SRN for Shipping Mode_EN	Reserved
R/W	R/W	R	W	R/W	R	R/W	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 6. ChargeOption1 Register (0x3BH)

	1	Table 6. ChargeOptionT Register (0x3BH)
BIT	BIT NAME	DESCRIPTION
[15:14]	Battery Depletion Threshold (BAT_DEPL_VTH)	Battery over-discharge threshold.During LEARN cycle, when battery voltage is below the depletion threshold, the IC exits LEARN mode. During boost mode, when battery voltage is below the depletion threshold, the IC exits boost mode. 00: Falling threshold = 59.19% of voltage regulation limit (~2.486V/cell) 10: Falling threshold = 62.65% of voltage regulation limit (~2.631V/cell) 10: Falling threshold = 66.55% of voltage regulation limit (~2.795V/cell) 11: Falling threshold = 70.97% of voltage regulation limit (2.981V/cell) (default at POR)
[13:12]	(RSNS_RATIO)	0 - Adjust the PMON calculation with different input sense resistor R_AC and charge sense resistor R_{SR} . 00: R_{AC} and R_{SR} 1:1 (default at POR) 01: R_{AC} and R_{SR} 2:1 10: R_{AC} and R_{SR} 1:2 11: Reserved
[11]	EN_IDCHG	IDCHG pin output enable. 0: Disable IDCHG output to minimize Iq (default at POR) 1: Enable IDCHG output
[10]	EN_PMON	PMON pin output enable. 0: Disable PMON output to minimize Iq (default at POR) 1: Enable PMON output
[9]	PMON Gain (PMON_RATIO)	Ratio of PMON output current vs total input and battery power with 10 m Ω sense resistor. 0: 0.25 μ A/W (1: 1 μ A/W (default at POR) With the sense resistor is 20/10 m Ω , or 10/20 m Ω , or 20/20m Ω (R _{AC} and R _{SR}) 0: 0.5 μ A/W (1: 2 μ A/W (default at POR)
[8]	Reserved	0 - Reserved
[7]	Independent Comparator Reference (CMP_REF)	Independent comparator internal reference. 0: 2.3 V (default at POR) 1: 1.2 V
[6]	Independent Comparator Polarity (CMP_POL)	Independent comparator output polarity 0: When CMPIN is above internal threshold, CMPOUT is LOW (default at POR) 1: When CMPIN is above internal threshold, CMPOUT is HIGH
[5:4]	Independent Comparator Deglitch Time (CMP_DEG)	Independent comparator deglitch time, applied on the edge where CMPOUT goes LOW. No deglitch time is applied on the rising edge of CMPOUT. 00: Independent comparator is disabled 01: Independent comparator is enabled with output deglitch time 1 µs (default at POR) 10: Independent comparator is enabled with output deglitch time 2 ms 11: Independent comparator is enabled with output deglitch time 5 sec
[3]	Power Path Latch-off Enable (EN_FET_LATCHOFF)	When independent comparator is triggered, both ACFET/RBFET turn off. The latch off is cleared by either POR or write this bit to zero. 0: When independent comparator is triggered, no power path latch off (default at POR) 1: When independent comparator is triggered, power path latches off.
[2]	Reserved	0 - Reserved
[1]	Discharge SRN for Shipping Mode (EN_SHIP_DCHG)	Discharge SRN pin for 140 ms with minimum 5-mA current. When 140 ms is over, this bit is reset to 0. 0 : Disable discharge mode (default at POR) 1: Enable discharge mode
[0]	Reserved	0 - Reserved



7.6.4 ChargeOption2 Register

Figure 11. ChargeOption2 Register (0x38H)

15	14	13	12	11	10	9	8	
		I	Reserved			Reserved		
	R R							
7	6	5	4	3	2	1	0	
Independent External Current Limit Enable	Reserved				Reserved	Rese	erved	
R/W	R				R	F	₹	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 7. ChargeOption2 Register (0x38H)

BIT	BIT NAME	DESCRIPTION
[15:10]	Reserved	0 – Reserved
[9:8]	Reserved	1 - Reserved
[7]	External Current Limit Enable (EN_EXTILIM)	External ILIM pin enable to set the charge and discharge current. 0: Charge/discharge current limit is set by REG0x14() and 0x39(). 1: Charge/discharge current limit is set by the lower value of ILIM pin and registers. (default at POR)
[6:3]	Reserved	0 - Reserved
[2]	Reserved	1 - Reserved
[1:0]	Reserved	0 - Reserved



7.6.5 ChargeOption3 Register

Figure 12. ChargeOption3 Register (0x37H)

15	14	13	12	11	10	9	8
Discharge Current Regulation Enable	Rese	erved	ACOK Deglitch Time for Primary Input	Adapter Present Indicator	ACOC Enable	ACOC Limit	Reserved
R/W	F	3	R/W	R/W	R/W	R/W	R
7	6	5	4	3	2	1	0
HSFET VDS Threshold	LSFET VDS Threshold	Fast DPM Threshold	Fast DPM	Deglitch Time	Hybrid Power Boost Mode Enable	Boost Mode Indication	Reserved
R/W	R/W	R/W		R/W	R/W	R/W	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8. ChargeOption3 Register (0x37H)

	rable of Ghange-phone register (exercity				
BIT	BIT NAME	DESCRIPTION			
[15]	Discharge Current Regulation Enable(EN_IDCHG_REG)	Battery discharge current regulation enable. 0: Disable discharge current regulation (default at POR) 1: Enable discharge current regulation			
[14:13]	Reserved	0 - Reserved			
[12]	ACOK Deglitch Time for Primary Input (ACOK_DEG)	Adjust ACOK rising edge deglitch time. After POR, the first time adapter plugs in, deglitch time is always 150 ms regardless of register bit. Starting from the 2nd time adapter plugs in, the deglitch time follows the bit setting. During system over-current, or system short when ACDET is pulled below 2.4 V, 1.3 sec deglitch time keeps ACFET/RBFET turn off long enough before the next turn on. 0: ACOK rising edge deglitch time 150ms 1: ACOK rising edge deglitch time 1.3 sec (default at POR)			
[11]	Adapter Present Indicator (ACOK_STAT)	Input present indicator. Same logic as ACOK pin. This bit is read only. 0: AC adapter is not present 1: AC adapter is present			
[10]	ACOC Enable (EN_ACOC)	ACOC protection threshold by monitoring ACP_ACN voltage. 0: Disable ACOC (default at POR) 1: Enable ACOC			
[9]	ACOC Limit (ACOC_VTH)	ACOC protection threshold by monitoring ACP_ACN voltage. 0: 125% of ICRIT 1: 200% of ICRIT (default at POR)			
[8]	Reserved	0 – Reserved			
[7]	HSFET VDS Threshold (IFAULT_HI)	MOSFET/inductor short protection by monitoring high side MOSFET drain-source voltage. 0: Disable (default at POR) 1: 750 mV			
[6]	LSFET VDS Threshold (IFAULT_LO)	MOSFET/inductor short protection by monitoring low side MOSFET drain-source voltage. Also as cycle-by-cycle current limit protection threshold during boost function. 0: Disable 1: 250 mV (default at POR)			
[5]	Fast DPM Threshold (FDPM_VTH)	Fast DPM comparator threshold to enter hybrid power boost mode. (Minimum DPM setting for boost mode: 1536 mA) 0: 107% (falling 93%)(<default (falling="" 115%="" 1:="" 85%)<="" at="" por)="" td=""></default>			
[4:3]	Fast DPM Deglitch Time (FDPM_DEG)	Response time from system current exceeding Fast DPM Threshold to battery discharge in boost mode. 00: Response time 150 μ s (default at POR) 01: Response time 250 μ s 1X: Response time 50 μ s			
[2]	Hybrid Power Boost Mode Enable (EN_BOOST)	Boost mode enable bit. When /BATPRES goes from LOW to HIGH (battery removal), this bit will be reset to zero to disable boost mode. 0: Disable hybrid power boost mode (default at POR) 1: Enable hybrid power boost mode			
[1]	Boost Mode Indication (BOOST_STAT)	In boost mode indicator. It goes LOW when the device is in boost mode. This bit is read only. 0: Charger is not in hybrid power boost mode (default at POR) 1: Charger is in hybrid power boost mode			
[0]	Reserved	0 – Reserved			



7.6.6 ProchotOption0 Register

Figure 13. ProchotOption0 Register (0x3CH)

15	14	13	12	11	10	9	8
		ICRIT Thresho	old		ICRIT Degli	tch time	Reserved
	R/W				R/W	1	R
7	6	5	4	3	2	1	0
VSYS Tr	nreshold	PROCHOT Pulse Extension Enable	PROCHOT Pulse Width	PROCHOT Pulse Clear	PROCHOT Pulse Clear	INOM Deglitch Time	Reserved
R/	W	R/W	R/W	R/W	R/W	R/W	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9. ProchotOption0 Register (0x3CH)

D.T	DIT MANE	Propintion
BIT	BIT NAME	DESCRIPTION
		5 bits, percentage of IDPM in REG0x3F(). Measure current through ACP and ACN. Trigger when the current is above this threshold. 00000:110% 00001: 110% 00010: 115% 00011: 120%
[15:11]	ICRIT Threshold (ICRIT_VTH)	10010: 195% 10011: 200% 10100: 205% 10101: 210% 10110: 215% 10111: 220% 11000: 225% 11001: 230% 11001: 230% 11011: 300% 11110: 350% 11111: 450% 11111: Out of Range Step: 5%, Default 150% (01001)
[10:9]	ICRIT Deglitch time (ICRIT_DEG)	Typical ICRIT deglitch time. 00: 10 μs 01: 100 μs (default at POR) 10: 400 μs 11: 800 μs
[8]	Reserved	0 – Reserved
[7:6]	VSYS Threshold (VSYS_VTH)	Measure on SRN with fixed 20-μs deglitch time. Trigger when SRN voltage is below the threshold. If REG0x15() is programmed below VSYS threshold, it is recommended to not enable VSYS in PROCHOT profile. 00: 5.75 V 01: 6 V (default at POR) 10: 6.25 V 11: 6.5 V
[5]	PROCHOT Pulse Extension Enable (EN_PROCHOT_EXT)	When pulse extension is enabled, keep PROCHOT pin voltage low until host write 0x3C[2] = 0. 0: Disable pulse extension (default at POR) 1: Enable pulse extension
[4:3]	PROCHOT Pulse Width (PROCHOT_WIDTH)	Minimum PROCHOT pulse width when REG0x3C[5]=0 00: 100 μs 01: 1 ms 10: 10 ms (default at POR) 11: 5 ms
[2]	PROCHOT Pulse Clear (PROCHOT_CLEAR)	Clear PROCHOT pulse when (0x3C[5] = 1). 0: Clear PROCHOT pulse and drive PROCHOT pin HIGH 1: Idle (default at POR)
[1]	INOM Deglitch Time (INOM_DEG)	Maximum INOM deglitch time. INOM threshold is 110% of IDPM in REG0x3F(). Measure current between ACP and ACN. Trigger when the current is above this threshold. 0: 1 ms (has to be max) (default at POR) 1: 60 ms (max)
[0]	Reserved	0 - Reserved



7.6.7 ProchotOption1 Register

Figure 14. ProchotOption1 Register (0x3DH)

15	14	13	12	11	10	9	8
	IDCHG Threshold				IDCHG compa		
	R/W					R/	W
7	6	5	4	3	2	1	0
Reserved	·	·	PROCHO	T input current enve	elop selector	·	·
R	R/W						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 10. ProchotOption1 Register (0x3DH)

BIT	BIT NAME	DESCRIPTION	
[15:10]	IDCHG Threshold (IDCHG_VTH)	6 bit, range, range 0 A to 32256 mA, step 512 mA. Measure current between SRN and SRP. Trigger when the discharge current is above the threshold. Default: 16384 mA (100000)	
[9:8]	IDCHG Deglitch Time (IDCHG_DEG)	Typical IDCHG deglitch time. 00: 1.6 ms 01: 100 μs (default at POR) 10: 6 ms 11: 12 ms	
[7]	Reserved	0 - Reserved	
[6:0]	PROCHOT input current envelop selector (PROFILE)	When adapter is present, the PROCHOT function is enabled by the below bits. When adapter is removed, ICRIT, INOM, BATPRES, and ACOK functions are automatically disabled in the PROCHOT profile. Comparator, IDCHG, and VSYS function settings are preserved. When all the bits are CPROCHOT function is disabled. Bit 6: Independent comparator, 0: disable (default at POP): 1: anable.	

7.6.8 ProchotStatus Register

Figure 15. ProchotStatus Register (0x3AH)

15	14	13	12	11	10	9	8
			R	Reserved			
				R/W			
7	6	5	4	3	2	1	0
Reserved		PROCHOT status					
R/W				R			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. ProchotStatus Register (0x3AH)

BIT	BIT NAME	DESCRIPTION
[15:7]	Reserved	0 - Reserved
[6:0]	PROCHOT status (Read only)	The status of all events triggered during the same PROCHOT pulse are set to 1. The register resets when either of below two conditions occurs. • Host first read after PROCHOT goes high • PROCHOT goes low to start another pulse. Bit 6: Independent comparator, 0: Not triggered; 1: Triggered Bit 5: ICRIT, 0: Not triggered; 1: Triggered Bit 4: INOM, 0: Not triggered; 1: Triggered Bit 3: IDCHG, 0: Not triggered; 1: Triggered Bit 2: VSYS, 0: Not triggered; 1: Triggered Bit 1: BATPRES, 0: Not triggered; 1: Triggered Bit 0: ACOK, 0: Not triggered; 1: Triggered



7.6.9 Setting the Charge Current

To set the charge current, write a 16-bit ChargeCurrent() command (0x14H or 0b00010100) using the data format listed in Table 12. With 10-m Ω sense resistor, the bq24780S device provides a charge current range of 128 mA to 8.128 A, with 64-mA step resolution. Upon POR, charge current is 0 A. Any conditions for ACOK low except ACOV resets the ChargeCurrent() to 0. Sending ChargeCurrent() 0 mA terminates charge.

To provide secondary protection, the bq24780S has an ILIM pin with which the user can program the maximum allowed charge current. Internal charge current limit is the lower one between the voltage set by ChargeCurrent(), and the voltage on ILIM pin. To disable this function, the user can pull ILIM above 2 V, which is the maximum charge current regulation limit. When ILIM is below 60 mV, battery charging is disabled. The preferred charge current limit can be derived from below equation:

$$I_{CHG} = \frac{V_{ILIM}}{20 \times R_{SR}} \tag{3}$$

The SRP and SRN pins are used to sense R_{SR} with default value of 10 m Ω . However, resistors of other values can also be used. For a larger sense resistor, a larger sense voltage is given, and a higher regulation accuracy; but, at the expense of higher conduction loss. If current sensing resistor value is too high, it may trigger an overcurrent protection threshold because the current ripple voltage is too high. In such a case, either a higher inductance value or a lower current sensing resistor value should be used to limit the current ripple voltage level. A current sensing resistor value no more than 20 m Ω is suggested.

Table 12. Charge Current Register (0x14H), Using 10-m Ω Sense Resistor

BIT	BIT NAME	DESCRIPTION
0		Not used; value ignored
1		Not used; value ignored
2		Not used; value ignored
3		Not used; value ignored
4		Not used; value ignored
5		Not used; value ignored
6	Charge Current, DACICHG 0	0 = Adds 0 mA of charger current 1 = Adds 64 mA of charger current
7	Charge Current, DACICHG 1	0 = Adds 0 mA of charger current 1 = Adds 128 mA of charger current
8	Charge Current, DACICHG 2	0 = Adds 0 mA of charger current 1 = Adds 256 mA of charger current
9	Charge Current, DACICHG 3	0 = Adds 0 mA of charger current 1 = Adds 512 mA of charger current
10	Charge Current, DACICHG 4	0 = Adds 0 mA of charger current 1 = Adds 1024 mA of charger current
11	Charge Current, DACICHG 5	0 = Adds 0 mA of charger current 1 = Adds 2048 mA of charger current
12	Charge Current, DACICHG 6	0 = Adds 0 mA of charger current 1 = Adds 4096 mA of charger current
13		Not used; 1 = invalid write
14		Not used; 1 = invalid write
15		Not used; 1 = invalid write

7.6.10 Setting the Charge Voltage

To set the output charge regulation voltage, write a 16-bit ChargeVoltage() command (0x15H or 0b00010101) using the data format listed in Table 13. The bq24780S device provides charge voltage range from 1.024 to 19.200 V, with 16-mV step resolution. Upon POR, charge voltage limit is 0 V. Sending ChargeVoltage() 0 mV terminates charge.

The SRN pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, and directly place a decoupling capacitor (0.1 μ F recommended) as close to IC as possible to decouple high frequency noise.



Table 13. Charge Voltage Register (0x15H)

BIT	BIT NAME	DESCRIPTION
0		Not used; value ignored
1		Not used; value ignored
2		Not used; value ignored
3		Not used; value ignored
4	Charge voltage, DACV 0	0 = Adds 0 mV of charger voltage 1 = Adds 16 mV of charger voltage
5	Charge voltage, DACV 1	0 = Adds 0 mV of charger voltage 1 = Adds 32 mV of charger voltage
6	Charge voltage, DACV 2	0 = Adds 0 mV of charger voltage 1 = Adds 64 mV of charger voltage
7	Charge voltage, DACV 3	0 = Adds 0 mV of charger voltage 1 = Adds 128 mV of charger voltage
8	Charge voltage, DACV 4	0 = Adds 0 mV of charger voltage 1 = Adds 256 mV of charger voltage
9	Charge voltage, DACV 5	0 = Adds 0 mV of charger voltage 1 = Adds 512 mV of charger voltage
10	Charge voltage, DACV 6	0 = Adds 0 mV of charger voltage 1 = Adds 1024 mV of charger voltage
11	Charge voltage, DACV 7	0 = Adds 0 mV of charger voltage 1 = Adds 2048 mV of charger voltage
12	Charge voltage, DACV 8	0 = Adds 0 mV of charger voltage 1 = Adds 4096 mV of charger voltage
13	Charge voltage, DACV 9	0 = Adds 0 mV of charger voltage 1 = Adds 8192 mV of charger voltage
14	Charge voltage, DACV 10	0 = Adds 0 mV of charger voltage 1 = Adds 16384 mV of charger voltage
15		Not used; 1 = invalid write

7.6.11 Setting Input Current

System current normally fluctuates as portions of the system are powered-up or put to sleep. With the input current limit, the output current requirement of the AC wall adapter can be regulated its rating, reducing system cost.

The total input current, from a wall cube or other DC source, is the sum of the system supply current and the current required by the charger. When the input current exceeds the set input current limit, the bq24780S device decreases the charge current to provide priority to system load. As the system current rises, the available charge current drops linearly to 0. Thereafter, charger goes into hybrid power boost mode and adds battery power to support system load. During turbo-boost mode, input current stays in regulation.

During DPM regulation, the total input current is the sum of the device supply current I_{BIAS} , the charger input current, and the system load current I_{LOAD} , and can be estimated as follows:

$$I_{INPUT} = I_{LOAD} + \left[\frac{I_{BATTERY} \cdot V_{BATTERY}}{V_{IN} \cdot \eta} \right] + I_{BIAS}$$
(4)

In the above equation, η is the efficiency the switching regulator and $I_{BATTERY}$ is the battery charging or discharging current (positive for charging and negative for discharging). In charging mode, the charger converter is in buck configuration. In turbo-boost mode, the charger converter is in boost configuration.

To set the input current limit, write a 16-bit InputCurrent() command (0x3FH or 0b00111111) using the data format listed in Table 14. When using a 10-m Ω sense resistor, the bq24780S device provides an input-current limit range of 128 mA to 8.064 A, with 128-mA resolution. Upon POR, default input current limit is 4096 mA on 10-m Ω current sensing resistor (R_{AC}).

The ACP and ACN pins are used to sense R_{AC} with default value of 10 m Ω . However, resistors of other values can also be used. For a larger sense resistor, larger sense voltage is given, and higher regulation accuracy, but at the expense of higher conduction loss.



Table 14. Input Current Register (0x3FH), Using 10-m Ω Sense Resistor

BIT	BIT NAME	DESCRIPTION
0		Not used; value ignored
1		Not used; value ignored
2		Not used; value ignored
3		Not used; value ignored
4		Not used; value ignored
5		Not used; value ignored
6		Not used; value ignored
7	Input current, DACIIN 0	0 = Adds 0 mA of input current 1 = Adds 128 mA of input current
8	Input current, DACIIN 1	0 = Adds 0 mA of input current 1 = Adds 256 mA of input current
9	Input current, DACIIN 2	0 = Adds 0 mA of input current 1 = Adds 512 mA of input current
10	Input current, DACIIN 3	0 = Adds 0 mA of input current 1 = Adds 1024 mA of input current
11	Input current, DACIIN 4	0 = Adds 0 mA of input current 1 = Adds 2048 mA of input current
12	Input current, DACIIN 5	0 = Adds 0 mA of input current 1 = Adds 4096 mA of input current
13		Not used; 1 = invalid write
14		Not used; 1 = invalid write
15		Not used; 1 = invalid write

7.6.12 Setting the Discharge Current

To set the discharging current limit, write a 16-bit DischargeCurrent() command (0x39H or 0b00111111) using the data format listed in Table 15. When using a 10-m Ω sense resistor, the bq24780S device provides a discharge current limit range of 512 mA to 32.256 A, with 512-mA resolution. Upon POR, default discharge current limit is 6.144 A on 10-m Ω current sensing resistor (R_{SR}).

To provide secondary protection during battery discharge, the bq24780S has an ILIM pin with which the user can program the maximum discharge current. Typically, the user sets the limit below battery pack over current protection (OCP) threshold for maximum battery discharge capacity. Refer to battery specification for OCP information. Internal discharge current limit is the lower one between the voltage set by DischargeCurrent(), and the voltage on ILIM pin. To disable this function, the user can pull ILIM pin above 1.6V, which is the maximum discharge current regulation limit. When ILIM is below 60mV, battery discharge is disabled. The preferred discharge current limit can be derived from Equation 5.

$$I_{DCHG} = \frac{V_{ILIM}}{5 \times R_{SR}} \tag{5}$$



Table 15. Discharge Current Register (0x39H), Using 10-m Ω Sense Resistor

BIT BIT NAME DESCRIPTION		
DII	DII NAME	DESCRIPTION
0		Not used; value ignored
1		Not used; value ignored
2		Not used; value ignored
3		Not used; value ignored
4		Not used; value ignored
5		Not used; value ignored
6		Not used; value ignored
7		Not used; value ignored
8		Not used; value ignored
9	Discharge current, DACIIN 0	0 = Adds 0 mA of input current 1 = Adds 512 mA of discharge current
10	Discharge current, DACIIN 1	0 = Adds 0 mA of input current 1 = Adds 1024 mA of discharge current
11	Discharge current, DACIIN 2	0 = Adds 0 mA of input current 1 = Adds 2048 mA of discharge current
12	Discharge current, DACIIN 3	0 = Adds 0 mA of input current 1 = Adds 4096 mA of discharge current
13	Discharge current, DACIIN 4	0 = Adds 0 mA of input current 1 = Adds 8192 mA of discharge current
14	Discharge current, DACIIN 5	0 = Adds 0 mA of input current 1 = Adds 16384 mA of discharge current
15		Not used; 1 = invalid write



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The bq24780SEVM-583 evaluation module (EVM) is a complete charger module for evaluating the bq24780S. The application curves were taken using the bq24780SEVM-583. Refer to the EVM user's guide (SLUUBA6) for EVM information.

8.2 Typical Applications




图 16. Typical System Schematic With Two NMOS Selectors

8.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage ⁽¹⁾	17.7V < Adapter Voltage < 24V
Input Current Limit (1)	3.2A for 65W adapter
Battery Charge Voltage ⁽²⁾	12592mV for 3s battery
Battery Charge Current ⁽²⁾	4096mA for 3s battery
Battery Discharge Current (2)	6144mA for 3s battery

- (1) Refer to adapter specification for settings for Input Voltage and Input Current Limit.
- (2) Refer to battery specification for settings.



8.2.2 Detailed Design Procedure

The parameters are configurable using the evaluation software.

The simplified application circuit (see 16) shows the minimum capacitance requirements for each pin. Inductor, capacitor, and MOSFET selection are explained in the rest of this section. Refer to the EVM user's guide (SLUUBA6) for the full application schematic.

8.2.2.1 Negative Output Voltage Protection

Reversely insert the battery pack into the charger output during production or hard shorts on battery to ground will generate negative output voltage on SRP, SRN, and BATSRC pins. IC internal electrostatic-discharge (ESD) diodes from GND pin to SRP or SRN pins and two anti-parallel (AP) diodes between SRP and SRN pins can be forward biased and negative current can pass through the ESD diodes and AP diodes when output has negative voltage. Small resistors for SRP, SRN and BATSRC (R12-R14) further limits the negative current into these pins. Suggest resistor value is $10~\Omega$ for SRP, SRN, and BATSRC pins.

8.2.2.2 Reverse Input Voltage Protection

Q6, R12, and R13 in \$\textstyle{\textstyle{1}}\$ 17 give system and IC protection from reversed adapter voltage. In normal operation, Q6 is turned off by negative Vgs. When adapter voltage is reversed, Q6 Vgs is positive. As a result, Q6 turns on to short gate and source of Q2 so that Q2 is off. Q2 body diode blocks negative voltage to system. However, CMSRC and ACDRV pins need R3 and R4 to limit the current due to the ESD diode of these pins when turned on. Q6 must has low Vgs threshold voltage and low Qgs gate charge so it turns on before Q2 turns on. R3 and R4 must have enough power rating for the power dissipation when the ESD diode is on. If Q1 is replaced by Schottky diode for reverse adapter voltage protection, no extra small MOSFET and resistors are needed.




图 17. Reverse Input Voltage Protection Circuit

8.2.2.3 Reduce Battery Quiescent Current

When the adapter is not present, if VCC is powered with voltage higher than UVLO directly or indirectly (such as through a LDO or switching converter) from battery, the internal BATFET charge pump gives the BATFET pin 6-V higher voltage than the SRN pin to drive the n-channel BATFET. As a result, the battery has higher quiescent current. This is only necessary when the battery powers the system due to a high system current that goes through the MOSFET channel instead of the body diode to reduce conduction loss and extend the battery



working life. When the system is totally shutdown, it is not necessary to let the internal BATFET charge pump work. The host controller can turn off the switches in the battery pack to disconnect the battery from the system. Some packs may wake up again if the voltage on SRN pin stays above pack UVLO too long. By setting ChargeOption0() bit[1] to 1, host can enable current source inside charger IC to discharge the SRN pin quickly. As a result, the system is discharged down to zero to minimize the quiescent current.

8.2.2.4 Inductor Selection

The bq24780S has three selectable fixed switching frequency. Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE}$$
 (6)

The inductor ripple current depends on input voltage (V_{IN}) , duty cycle $(D = V_{OUT}/V_{IN})$, switching frequency (f_S) and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_{S} \times L}$$
(7)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. For example, the battery charging voltage range is from 9V to 12.6V for 3-cell battery pack. For 20V adapter voltage, 10V battery voltage gives the maximum inductor ripple current. Another example is 4-cell battery, the battery voltage range is from 12V to 16.8V, and 12V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20-40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

The bq24780S has charge under current protection (UCP) by monitoring charging current sensing resistor cycle-by-cycle. The typical cycle-by-cycle UCP threshold is 5mV falling edge corresponding to 0.5A falling edge for a $10m\Omega$ charging current sensing resistor. When the average charging current is less than 125mA for a $10m\Omega$ charging current sensing resistor, the low side MOSFET is off until BTST capacitor voltage needs to refresh the charge. As a result, the converter relies on low side MOSFET body diode for the inductor freewheeling current.

8.2.2.5 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by 公式 8:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(8)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25V rating or higher capacitor is preferred for 19-20V input voltage. 10-20µF capacitance is suggested for typical of 3-4A charging current.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the input capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high input voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

8.2.2.6 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
 (9)



The bq24780S has internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 10 kHz and 20 kHz. The preferred ceramic capacitor is 25V X7R or X5R for output capacitor. 10-20μF capacitance is suggested for a typical of 3-4A charging current. Place the capacitors after charging current sensing resistor to get the best charge current regulation accuracy.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

8.2.2.7 Power MOSFETs Selection

Two external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6V of gate drive voltage. 30V or higher voltage rating MOSFETs are preferred for 19-20V input voltage.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For the top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance, $R_{DS(ON)}$, and the gate-to-drain charge, Q_{GD} . For the bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance, $R_{DS(ON)}$, and the total gate charge, Q_{G} .

$$FOM_{top} = R_{DS(on)} \times Q_{GD}; FOM_{bottom} = R_{DS(on)} \times Q_{G}$$
(10)

The lower the FOM value, the lower the total power loss. Usually lower R_{DS(ON)} has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. It is a function of duty cycle $(D=V_{OUT}/V_{IN})$, charging current (I_{CHG}) , MOSFET's on-resistance $(R_{DS(ON)})$, input voltage (V_{IN}) , switching frequency (f_S) , turn on time (t_{on}) and turn off time (t_{off}) :

$$P_{\text{top}} = D \times I_{\text{CHG}}^2 \times R_{\text{DS(on)}} + \frac{1}{2} \times V_{\text{IN}} \times I_{\text{CHG}} \times (t_{\text{on}} + t_{\text{off}}) \times f_{\text{s}}$$
(11)

The first item represents the conduction loss. Usually MOSFET $R_{DS(ON)}$ increases by 50% with 100°C junction temperature rise. The second term represents the switching loss. The MOSFET turn-on and turn-off times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}}$$
(12)

where Q_{sw} is the switching charge, I_{on} is the turn-on gate driving current and I_{off} is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge (Q_{GD}) and gate-to-source charge (Q_{GS}) :

$$Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS} \tag{13}$$

Gate driving current can be estimated by REGN voltage (V_{REGN}), MOSFET plateau voltage (V_{plt}), total turn-on gate resistance (R_{on}) and turn-off gate resistance (R_{off}) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, \quad I_{off} = \frac{V_{plt}}{R_{off}}$$
(14)

The conduction loss of the bottom-side MOSFET is calculated with the following equation when it operates in synchronous continuous conduction mode:

$$P_{\text{bottom}} = (1 - D) \times I_{\text{CHG}}^2 \times R_{\text{DS(on)}}$$
(15)

When charger operates in non-synchronous mode, the bottom-side MOSFET is off. As a result all the freewheeling current goes through the body-diode of the bottom-side MOSFET. The body diode power loss depends on its forward voltage drop (V_F) , non-synchronous mode charging current $(I_{NONSYNC})$, and duty cycle (D).

$$P_{D} = V_{F} \times I_{NONSYNC} \times (1 - D)$$

$$(16)$$



The maximum charging current in non-synchronous mode can be up to 0.25A for a $10m\Omega$ charging current sensing resistor or 0.5A if battery voltage is below 2.5V. The minimum duty cycle happens at lowest battery voltage. Choose the bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum non-synchronous mode charging current.

8.2.2.8 Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second order system. The voltage spike at VCC pin maybe beyond IC maximum voltage rating and damage IC. The input filter must be carefully designed and tested to prevent over voltage event on VCC pin.

There are several methods to damping or limit the over voltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the over voltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the over voltage level to an IC safe level. However these two solutions may not have low cost or small size.

A cost effective and small size solution is shown in 18. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result the over voltage spike is limited to a safe level. D1 is used for reverse voltage protection for VCC pin. C2 is VCC pin decoupling capacitor and it should be place to VCC pin as close as possible. C2 value should be less than C1 value so R1 can dominant the equivalent ESR value to get enough damping effect. R2 is used to limit inrush current of D1 to prevent D1 getting damage when adapter hot plug-in. R2 and C2 should have 10us time constant to limit the dv/dt on VCC pin to reduce inrush current when adapter hot plug in. R1 has high inrush current. R1 package must be sized enough to handle inrush current power loss according to resistor manufacturer's data sheet. The filter components value always need to be verified with real application and minor adjustments may need to fit in the real application circuit.






图 18. Input Filter




8.2.3 Application Curves














Figure 32. Hybrid Power Boost Mode With Discharge Current Regulation



9 Power Supply Recommendations

When adapter is attached, and ACOK goes HIGH, the system is connected to adapter through ACFET/RBFET. An external resistor voltage divider attenuates the adapter voltage before it goes to ACDET. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage, but lower than the IC maximum allowed input voltage (ACOVP) and system maximum allowed voltage.

When adapter is removed, the system is connected to battery through BATFET. Typically the battery depletion threshold should be greater than the minimum system voltage so that the battery capacity can be fully utilized for maximum battery life.

10 Layout

10.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see \$\begin{cases} 33 \end{cases}) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Place input capacitor as close as possible to switching MOSFET's supply and ground connections and use shortest copper trace connection. These parts should be placed on the same layer of PCB instead of on different layers and using vias to make this connection.
- 2. The IC should be placed close to the switching MOSFET's gate pins and keep the gate drive signal traces short for a clean MOSFET drive. The IC can be placed on the other side of the PCB of switching MOSFETs.
- 3. Place inductor input pin to switching MOSFET's output pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. The charging current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see ₹ 34 for Kelvin connection for best current accuracy). Place decoupling capacitor on these traces next to the IC
- 5. Place output capacitor next to the sensing resistor output and ground
- 6. Output capacitor ground connections need to be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 7. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC use analog ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling
- 8. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using power pad as the single ground connection point. Or using a 0Ω resistor to tie analog ground to power ground (power pad should tie to analog ground in this case if possible).
- 9. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible
- 10. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 11. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the WQFN information, See SCBA017 and SLUA271.



10.2 Layout Examples

10.2.1 Layout Consideration of Current Path




图 33. High Frequency Current Path

10.2.2 Layout Consideration of Short Circuit Protection




图 34. Sensing Resistor PCB Layout

10.2.3 Layout Consideration for Short Circuit Protection

The bq24780S has a unique short circuit protection feature. Its cycle-by-cycle current monitoring feature is achieved through monitoring the voltage drop across $R_{DS(on)}$ of the MOSFETs after a certain amount of blanking time. For a MOSFET short or inductor short circuit, the over current condition is sensed by two comparators, and two counters are triggered. After seven occurrences of a short circuit event, the charger will be latched off. To reset the charger from latch-off status, reconnect the adapter. 35 shows the bq24780S short circuit protection block diagram.




图 35. Block Diagram of bq24780S Short Circuit Protection



Layout Examples (接下页)

In normal operation, the low side MOSFET current is from source to drain which generates a negative voltage drop when it turns on, as a result the over current comparator can not be triggered. When the high side switch short circuit or inductor short circuit happens, the large current of low side MOSFET is from drain to source and can trigger low side switch over current comparator. The bq24780S senses the low side switch voltage drop through the PHASE pin and GND pin.

The high-side FET short is detected by monitoring the voltage drop between ACP and PHASE. As a result, it not only monitors the high side switch voltage drop, but also the adapter sensing resistor voltage drop and PCB trace voltage drop from ACN pin of R_{AC} to charger high side switch drain. Usually, there is a long trance between input sensing resistor and charger converting input, a careful layout will minimize the trace effect.

To prevent unintentional charger shut down in normal operation, MOSFET $R_{DS(on)}$ selection and PCB layout is very important. 2 36 shows a improvement PCB layout example and its equivalent circuit. In this layout, the system current path and charger input current path is not separated, as a result, the system current causes voltage drop in the PCB copper and is sensed by the IC. The worst layout is when a system current pull point is after charger input; as a result all system current voltage drops are counted into over current protection comparator. The worst case for IC is when the total system current and charger input current sum equals the DPM current. When the system pulls more current, the charger IC tries to regulate the R_{AC} current as a constant current by reducing the charging current.




图 36. PCB Layout Example

₹ 37 shows the optimized PCB layout example. The system current path and charge input current path is separated, as a result the IC only senses charger input current caused PCB voltage drop and minimized the possibility of unintentional charger shut down in normal operation. This also makes PCB layout easier for high system current application.




图 37. Optimized PCB Layout Example

The total voltage drop sensed by IC can be express as the following equation.

$$V_{top} = R_{AC} \times I_{DPM} + R_{PCB} \times (I_{CHRGIN} + (I_{DPM} - I_{CHRGIN}) \times k) + R_{DS(on)} \times I_{PEAK}$$

$$(17)$$

where the R_{AC} is the AC adapter current sensing resistance, I_{DPM} is the DPM current set point, R_{PCB} is the PCB trace equivalent resistance, I_{CHRGIN} is the charger input current, k is the PCB factor, $R_{DS(on)}$ is the high side MOSFET turn on resistance and I_{PEAK} is the peak current of inductor. Here the PCB factor k equals 0 means the best layout shown in 37 where the PCB trace only goes through charger input current while k equals 1 means the worst layout shown in 36 where the PCB trace goes through all the DPM current. The total voltage drop must below the high side short circuit protection threshold to prevent unintentional charger shut down in normal operation.



Layout Examples (接下页)

The low side MOSFET short circuit voltage drop threshold can be adjusted via SMBus command. ChargeOption() bit[7] =0, 1 set the low side threshold 135mV and 230mV respectively. The high side MOSFET short circuit voltage drop threshold can be adjusted via SMBus command. ChargeOption() bit[8] = 0, 1 disable the function and set the threshold 750mV respectively. For a fixed PCB layout, host should set proper short circuit protection threshold level to prevent unintentional charger shut down in normal operation.



11 器件和文档支持

11.1 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的*提醒我* (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

PowerPAD, E2E are trademarks of Texas Instruments.

Intel is a registered trademark of Intel Corporation.

All other trademarks are the property of their respective owners.

11.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 20-May-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24780SRUYR	ACTIVE	WQFN	RUY	28	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24780S	Samples
BQ24780SRUYT	ACTIVE	WQFN	RUY	28	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ 24780S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






www.ti.com 20-May-2022

www.ti.com 15-Dec-2023

TAPE AND REEL INFORMATION

REEL DIMENSIONS Reel Diameter Reel Width (W1)



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24780SRUYR	WQFN	RUY	28	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24780SRUYT	WQFN	RUY	28	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2




www.ti.com 15-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24780SRUYR	WQFN	RUY	28	3000	335.0	335.0	25.0
BQ24780SRUYT	WQFN	RUY	28	250	182.0	182.0	20.0

PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)