SCES278D - JUNE 1999 - REVISED AUGUST 2002

48 10E

47 🛮 1A1

46 1A2

45 GND

44 🛮 1A3

43 1A4

42 🛮 V_{CC}

41 1 1A5

40 1 1A6

39 | GND

38 🛮 1A7

37 1A8

36 2A1

35 2A2 34 GND

33 2A3

32 🛮 2A4

31 V_{CC}

30 2A5

29 2A6

28 GND

27 2A7

26 2A8

25 2OE

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1DIR L

1B1 🛮 2

1B2 3 GND II 4

1B3 🛮 5

1B4 🛮 6

V_{CC} **Ц**7

1B5 🛮 8

1B6∐9

GND 10

1B7 🛮 11

1B8 🛮 12

2B1 **1**13

2B2 14

GND 15

2B3 📙 16

2B4 🛮 17

V_{CC} 4 18

2B5 🛮 19

2B6 20

GND 21

2B7 22

2B8 23

2DIR 24

Member of the Texas Instruments Widebus™ Family

- Operates From 2.7 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 3.7 ns at 3.3 V
- Ioff and Power-Up 3-State Support Hot Insertion
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCZ16245A is designed asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ($\overline{\sf OE}$) input can be used to disable the device so that the buses are effectively isolated.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

| TA | PACKA | AGE† | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-------------|---------------|--------------------------|---------------------|
| | SSOP – DL | Tube | SN74LVCZ16245ADL | LVCZ16245A |
| _40°C to 85°C | 330F = DL | Tape and reel | SN74LVCZ16245ADLR | LVCZ 10243A |
| -40 C to 65 C | TSSOP – DGG | Tape and reel | SN74LVCZ16245ADGGR | LVCZ16245A |
| | TVSOP – DGV | Tape and reel | SN74LVCZ16245ADGVR | CW245A |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 ● DALLAS. TEXAS 75265

Copyright @ 2002, Texas Instruments Incorporated



SCES278D - JUNE 1999 - REVISED AUGUST 2002


description/ordering information (continued)


This device is fully specified for hot-insertion applications using $I_{\mbox{off}}$ and power-up 3-state. The $I_{\mbox{off}}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE (each 8-bit section)

| INP | UTS | OPERATION |
|-----|-----|-----------------|
| OE | DIR | OPERATION |
| L | L | B data to A bus |
| L | Н | A data to B bus |
| Н | Χ | Isolation |

logic diagram (positive logic)





SCES278D - JUNE 1999 - REVISED AUGUST 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | –0.5 V to 6.5 V |
|--|---|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high-impedance or power-off state, VO | |
| (see Note 1) | –0.5 V to 6.5 V |
| Voltage range applied to any output in the high or low state, VO | |
| (see Notes 1 and 2) | \dots –0.5 V to V _{CC} + 0.5 V |
| Input clamp current, I _{IK} (V _I < 0) | –50 mA |
| Output clamp current, I _{OK} (V _O < 0) | –50 mA |
| Continuous output current, IO | ±50 mA |
| Continuous current through each V _{CC} or GND | ±100 mA |
| Package thermal impedance, θ _{JA} (see Note 3): DGG package | 70°C/W |
| DGV package | 58°C/W |
| DL package | 63°C/W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of $V_{\hbox{\scriptsize CC}}$ is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT |
|---------------------|------------------------------------|--|-----|-----|------|
| Vcc | Supply voltage | | 2.7 | 3.6 | V |
| VIH | High-level input voltage | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | V |
| V _{IL} | Low-level input voltage | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | V |
| VI | Input voltage | | 0 | 5.5 | V |
| Va | Output voltage | High or low state | 0 | VCC | V |
| Vo | Output voltage | 3-state | 0 | 5.5 | V |
| lau | High-level output current | | | -12 | mA |
| ЮН | nigh-level output current | V _{CC} = 3 V | | -24 | IIIA |
| lo | Low-level output current | V _{CC} = 2.7 V | | 12 | mA |
| lOL | Low-level output current | V _{CC} = 3 V | | 24 | ША |
| Δt/Δν | Input transition rise or fall rate | | | 6 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 150 | | μs/V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| P | ARAMETER | TEST CONDITION | ONS | vcc | MIN | TYP† | MAX | UNIT | |
|---|----------------|--|--------------------------------|----------------|----------------------|------|------|------|--|
| | | I _{OH} = -100 μA | | 2.7 V to 3.6 V | V _{CC} -0.2 | | | | |
| \ \/a | | I _{OH} = -12 mA | | 2.7 V | 2.2 | | | v | |
| VOH | | IOH = -12 IIIA | 3 V | 2.4 | | | v I | | |
| | | I _{OH} = -24 mA | | 3 V | 2.2 | | | | |
| | | I _{OL} = 100 μA | | 2.7 V to 3.6 V | | | 0.2 | | |
| VOL | | I _{OL} = 12 mA | 2.7 V | | | 0.4 | V | | |
| | | I _{OL} = 24 mA | | 3 V | | | 0.55 | | |
| П | Control inputs | $V_{I} = 0 \text{ to } 5.5 \text{ V}$ | | 3.6 V | | | ±5 | μΑ | |
| l _{off} | | V_I or $V_O = 5.5 V$ | | 0 | | | ±5 | μΑ | |
| loz‡ | | V _O = 0 to 5.5 V | | 3.6 V | | | ±5 | μΑ | |
| lozpu | J | V _O = 0.5 V to 2.5 V, | OE = don't care | 0 to 1.5 V | | | ±5 | μΑ | |
| IOZPE |) | V _O = 0.5 V to 2.5 V, | OE = don't care | 1.5 V to 0 | | | ±5 | μΑ | |
| laa | | V _I = V _{CC} or GND | 10 - 0 | 3.6 V | | | 60 | | |
| Icc | | 3.6 V ≤ V _I ≤ 5.5 V§ | IO = 0 | 3.6 V | | 60 | | μΑ | |
| Δ ICC One input at V _{CC} – 0.6 V | | One input at V _{CC} – 0.6 V, Other in | puts at V _{CC} or GND | 2.7 V to 3.6 V | · | | 500 | μΑ | |
| Ci | Control inputs | V _I = V _{CC} or GND | | 3.3 V | | 5 | | pF | |
| Cio | A or B ports | $V_O = V_{CC}$ or GND | | 3.3 V | | 6.5 | · | pF | |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 2.7 \ | V _{CC} | V _{CC} = 3.3 V ± 0.3 V | | |
|------------------|-----------------|----------------|-------------------------|-----------------|------------------------------------|----|--|
| | (1141 01) | (0011 01) | MIN MA | х Міі | MAX | | |
| t _{pd} | A or B | B or A | 4 | 2 1. | 3 4 | ns | |
| t _{en} | ŌE | A or B | 6 | 1 1. | 5.6 | ns | |
| t _{dis} | ŌE | A or B | 7 | 1 | 2 6.6 | ns | |

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 2 | 2.7 V | V _{CC} = | UNIT | |
|------------------|-----------------|----------------|---------------------|-------|-------------------|------|----|
| | (INPOT) | (001701) | MIN | MAX | MIN | MAX | |
| ^t pd | A or B | B or A | | 3.9 | 1 | 3.7 | ns |
| t _{en} | ŌĒ | A or B | | 5.9 | 1.1 | 5.4 | ns |
| ^t dis | ŌĒ | A or B | | 6.7 | 1.6 | 6.2 | ns |




[‡] For I/O ports, the parameter IOZ includes the input leakage current. § This applies in the disabled state only.

operating characteristics, $T_A = 25^{\circ}C$

| | PARAMETER | | TEST CONDITIONS | V _{CC} = 3.3 V TYP | UNIT |
|-----------------|---|------------------|--------------------|--------------------------------|-------|
| Card | Dower discipation conscitones per transceiver | Outputs enabled | f = 10 MHz | 42 | pF |
| C _{pd} | Power dissipation capacitance per transceiver | Outputs disabled | 1 = 10 MH2 | 4 | pr pr |

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| SN74LVCZ16245ADGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCZ16245A | Samples |
| SN74LVCZ16245ADGVR | ACTIVE | TVSOP | DGV | 48 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CW245A | Samples |
| SN74LVCZ16245ADL | ACTIVE | SSOP | DL | 48 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCZ16245A | Samples |
| SN74LVCZ16245ADLR | ACTIVE | SSOP | DL | 48 | 1000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCZ16245A | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVCZ16245ADGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74LVCZ16245ADGVR | TVSOP | DGV | 48 | 2000 | 330.0 | 16.4 | 7.1 | 10.2 | 1.6 | 12.0 | 16.0 | Q1 |
| SN74LVCZ16245ADLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |

www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|--------------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| SN74LVCZ16245ADGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 | |
| SN74LVCZ16245ADGVR | TVSOP | DGV | 48 | 2000 | 356.0 | 356.0 | 35.0 | |
| SN74LVCZ16245ADLR | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74LVCZ16245ADL | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)