











TPS548B22

SLUSCE4A - JANUARY 2017-REVISED JULY 2017

TPS548B22 1.5-V to 18-V V_{IN}, 4.5-V to 22-V V_{DD}, 25-A SWIFT™ Synchronous Step-Down Converter With Full Differential Sense

Features

- Conversion Input Voltage Range (PV_{IN}): 1.5 V to
- Input Bias Voltage (VDD) Range: 4.5 V to 22 V
- Output Voltage Range: 0.6 V to 5.5 V
- Integrated, 4.1-m Ω and 1.9-m Ω Power MOSFETs With 25-A Continuous Output Current
- Voltage Reference 0.6 V to 1.2 V in 50-mV Steps Using VSEL Pin
- ±0.5%, 0.9-V_{REF} Tolerance Range: -40°C to +125°C Junction Temperature
- True Differential Remote Sense Amplifier
- D-CAP3™ Control Loop to Support Large Bulk Capacitors and/or Small MLCCs Without External Compensation
- Adaptive On-Time Control With 4 Selectable Frequency Settings: 425 kHz, 650 kHz, 875 kHz and 1.05 MHz
- Temperature Compensated and with Programmable Positive and Negative Current Limit and OC Clamp
- Choice of Hiccup or Latch-Off OVP or UVP
- VDD UVLO External Adjustment by Precision EN Hysteresis
- Prebias Start-up Support
- Eco-Mode and FCCM Selectable
- Full Suite of Fault Protection and PGOOD
- 7 mm x 5 mm x 1.5 mm, 40-Pin, Stack Clipped LQFN-CLIP Package

2 Applications

- Enterprise Storage, SSD, NAS
- Wireless and Wired Communication Infrastructure
- Industrial PCs, Automation, ATE, PLC, Video Surveillance
- Enterprise Server, Switches, Routers
- AISIC, SoC, FPGA, DSP Core and I/O Rails

3 Description

The TPS548B22 device is a compact single buck converter with adaptive on-time, D-CAP3 mode control. It is designed for high accuracy, high efficiency, fast transient response, ease-of-use, low external component count, and space-conscious power systems.

This device features full differential sense, TI integrated FETs with a high-side on-resistance of 4.1 m Ω and a low-side on-resistance of 1.9 m Ω . The device also features accurate 0.5%, 0.9-V reference with an ambient temperature range between -40°C and +125°C. Competitive features include: very low external component count, accurate load regulation and line regulation, output voltage setpoint accuracy, auto-skip or FCCM mode operation, and internal softstart control.

The TPS548B22 device is available in 7 mm x 5 mm, 40-pin, LQFN-CLIP (RVF) package (RoHs exempt).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS548B22	LQFN-CLIP (40)	7.00 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application






Table of Contents

	Frations		7.4 Davies Eurotional Mades	40
1	Features 1		7.4 Device Functional Modes	
2	Applications 1		7.5 Programming	
3	Description 1	8	Applications and Implementation	. 22
4	Revision History2		8.1 Application Information	. 22
5	Pin Configuration and Functions3		8.2 Typical Applications	. 23
6	Specifications4	9	Power Supply Recommendations	. 33
•	6.1 Absolute Maximum Ratings	10	Layout	. 33
	6.2 ESD Ratings 4		10.1 Layout Guidelines	. 33
	6.3 Recommended Operating Conditions		10.2 Layout Example	. 34
	6.4 Thermal Information	11	Device and Documentation Support	. 37
	6.5 Electrical Characteristics		11.1 Documentation Support	37
	6.6 Timing Requirements9		11.2 Receiving Notification of Documentation Update	s 37
	6.7 Typical Characteristics		11.3 Community Resources	37
7	Detailed Description 12		11.4 Trademarks	. 37
	7.1 Overview 12		11.5 Electrostatic Discharge Caution	37
	7.2 Functional Block Diagram 12		11.6 Glossary	. 37
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	. 37


4 Revision History

Cł	nanges from Original (January 2017) to Revision A	Page
•	Corrected package name in title of pin connection diagram from "DQP" to "RVF"	3
•	Added MIN and MAX values for VDD UVLO rising threshold	6
•	Added MIN and MAX for all SS settings and table notes 3 and 4 in <i>Timing Requirements</i>	9
•	Changed "V _{OUT} = 5 V" to "V _{OUT} = 5.5 V"	13
•	Added notes for 8 ms and 4 ms in Table 4; added Application Workaround to Support 4-ms and 8-ms SS Settings	19
•	Added Figure 17 and Figure 18	19



5 Pin Configuration and Functions

RVF Package 40-Pin LQFN-CLIP With Thermal Pad Top View



Pin Functions

PIN		I/O/P ⁽¹⁾	DECODINE		
NO.	NAME	/O/P(·/	DESCRIPTION		
1, 2, 3	NU	0	Not used pins.		
4	EN_UVLO	I	Enable pin that can turn on the DC/DC switching converter. Use also to program the required PVIN UVLO when PVIN and VDD are connected together.		
5	воот	Р	Supply rail for high-side gate driver (boot terminal). Connect boot capacitor from this pin to SW node. Internally connected to BP via bootstrap PMOS switch.		
6, 7, 26, 27	NC		No connect.		
8, 9, 10, 11, 12	sw	I/O	Output switching terminal of power converter. Connect the pins to the output inductor.		
13, 14, 15, 16, 17, 18, 19, 20	PGND	Р	Power ground of internal FETs.		
21, 22, 23, 24, 25,	PVIN	Р	Power supply input for integrated power MOSFET pair.		
28	VDD	Р	Controller power supply input.		
29	DRGND	Р	Internal gate driver return.		
30	AGND	G	Ground pin for internal analog circuits.		
31	BP	0	LDO output		
32	FSEL	1	Program switching frequency, internal ramp amplitude and SKIP or FCCM mode.		
33	VSEL	1	Program the initial start-up and or reference voltage without feedback resistor dividers (from 0.6 V to 1.2 V in 50-mV increments).		
34	MODE	I	Mode selection pin. Select the control mode (DCAP3 or DCAP), internal VREF operation, external REFIN and tracking operation and soft-start timing selection.		
35	PGOOD	0	Open drain power-good status signal.		
36	ILIM	I/O	Program overcurrent limit by connecting a resistor to ground.		
37	RESV_TRK	1	Do not connect.		
38	RSN	I	Inverting input of the differential remote sense amplifier.		
39	RSP	I	Non-inverting input of the differential remote sense amplifier.		
40	VOSNS	I	Output voltage monitor input pin.		

(1) I = input, O = output, G = GND



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
	PVIN		-0.3	25	
	VDD		-0.3	25	
	BOOT		-0.3	34	
	DOOT to CW	DC	-0.3	7.7	
	BOOT to SW	< 10 ns	-0.3	9.0	
Innut voltage	NU		-0.3	6	V
Input voltage	EN_UVLO, VOSNS, MODE, FSEL, ILIM		-0.3	7.7	
	RSP, RESV_TRK, VSEI	-0.3	3.6		
	RSN	-0.3	0.3		
	PGND, AGND, DRGND		-0.3	0.3	
	CW	DC	-0.3	25	
	SW	< 10 ns	- 5	27	
Output voltage	PGOOD, BP		-0.3	7.7	,
Junction temperature, T	Junction temperature, T _J		– 55	150	°C
Storage temperature, T	stg		– 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ /
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltage values are with respect to the network ground terminal unless otherwise noted.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
	PVIN with no snubber circuit: SW ringing peak voltage equals 23 V at 25-A output		1.5	14		
	PVIN with snubber circuit: SW ringing peak voltage equals 23 V at 25-A output		1.5	18		
	VDD		4.5	22		
	BOOT		-0.1	24.5		
	BOOT to SW	DC	-0.1	6.5	V	
Input voltage		< 10 ns	-0.1	7		
pat renage	NU		-0.1	5.5		
	EN_UVLO, VOSNS, MODE, FSEL, ILIM		-0.1	5.5		
	RSP, RESV_TRK, VSEL		-0.1	3.3		
	RSN		-0.1	0.1		
	PGND, AGND, DRGND		-0.1	0.1		
	0)4/	DC	-0.1	18		
	SW < 10 ns		- 5	27		
Output voltage	PGOOD, BP		-0.1	7	V	
Junction temperatur	re, T _J		-40	125	°C	

6.4 Thermal Information

		TPS548B22	
	THERMAL METRIC ⁽¹⁾	RVF (QFN)	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	18.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	3.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.96	°C/W
ΨЈВ	Junction-to-board characterization parameter	3.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over operating free-air temperature range, V_{VDD} = 12 V, V_{EN UVLO} = 5 V (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
MOSFET ON-RE	SISTANCE (R _{DS(on)})		'			
	High-side FET	$P_{BOOT} - V_{SW} = 5 \text{ V, } I_D = 25 \text{ A, } T_J = 25^{\circ}\text{C}$ 4.1		$m\Omega$		
R _{DS(on)}	Low-side FET	V _{VDD} = 5 V, I _D = 25 A, T _J = 25°C		1.9		mΩ
INPUT SUPPLY	AND CURRENT					
V_{VDD}	VDD supply voltage	Nominal VDD voltage range	4.5		22	V
I _{VDD}	VDD bias current	No PVIN, EN_UVLO = High, T _A = 25°C,		2		mA
I _{VDDSTBY}	VDD standby current	No PVIN, EN_UVLO = Low, T _A = 25°C		700		μA
UNDERVOLTAG	E LOCKOUT					
V_{VDD_UVLO}	VDD UVLO rising threshold		4.23	4.25	4.34	٧
V _{VDD_UVLO(HYS)}	VDD UVLO hysteresis			0.2		V
V _{EN_ON_TH}	EN_UVLO on threshold		1.45	1.6	1.75	V
V _{EN_HYS}	EN_UVLO hysteresis		270	300	340	mV
I _{EN_LKG}	EN_UVLO input leakage current	V _{EN_UVLO} = 5 V	-1	0	1	μA
INTERNAL REFE	RENCE VOLTAGE, EXTERI	NAL REFIN, AND TRACKING RANGE	-			
V _{INTREF}	Internal REF voltage			900.4		mV
V _{INTREFTOL}	Internal REF voltage tolerance	-40°C ≤ T _J ≤ 125°C	-0.5%		0.5%	
V _{INTREF}	Internal REF voltage range		0.6		1.2	V
OUTPUT VOLTA	GE					
V _{IOS_LPCMP}	Loop comparator input offset voltage ⁽¹⁾		-2.5		2.5	mV
I _{RSP}	RSP input current	V _{RSP} = 600 mV	-1		1	μA
I _{VO(dis)}	VO discharge current	V _{VO} = 0.5 V, power conversion disabled	8	12		mA
DIFFERENTIAL F	REMOTE SENSE AMPLIFIER	₹				
f _{UGBW}	Unity gain bandwidth ⁽¹⁾		5	7		MHz
A ₀	Open loop gain ⁽¹⁾		75			dB
SR	Slew rate ⁽¹⁾			±4.7		V/µsec
V _{IRNG}	Input range ⁽¹⁾		-0.2		1.8	V
V _{OFFSET}	Input offset voltage ⁽¹⁾		-3.5		3.5	mV
	STRAP SWITCH		·			
V _F	Forward voltage	$V_{BP\text{-}BOOT}$, $I_F = 10$ mA, $T_A = 25$ °C		0.1	0.2	V
I _{BOOT}	VBST leakage current	V _{BOOT} = 30 V, V _{SW} = 25 V, T _A = 25°C		0.01	1.5	μA

⁽¹⁾ Specified by design. Not production tested.



Electrical Characteristics (continued)

over operating free-air temperature range, V_{VDD} = 12 V, V_{EN_UVLO} = 5 V (unless otherwise noted)

	PARAMETER	TEST	CONDITION	MIN	TYP	MAX	UNIT
MODE, VSEL, F	SEL DETECTION						
			Open		V_{BP}		
			$R_{LOW} = 187 \text{ k}\Omega$		1.9091		
			$R_{LOW} = 165 \text{ k}\Omega$		1.8243		
			$R_{LOW} = 147 \text{ k}\Omega$		1.7438		
			$R_{LOW} = 133 \text{ k}\Omega$		1.6725		
			$R_{LOW} = 121 \text{ k}\Omega$		1.6042		
			$R_{LOW} = 110 \text{ k}\Omega$		1.5348		
			$R_{LOW} = 100 \text{ k}\Omega$		1.465		
			$R_{LOW} = 90.9 \text{ k}\Omega$		1.3952		
			$R_{LOW} = 82.5 \text{ k}\Omega$		1.3245		
		$R_{LOW} = 75 \text{ k}\Omega$		1.2557			
			$R_{LOW} = 68.1 \text{ k}\Omega$		1.187		
			$R_{LOW} = 60.4 \text{ k}\Omega$		1.1033		
			$R_{LOW} = 53.6 \text{ k}\Omega$		1.0224		
			$R_{LOW} = 47.5 \text{ k}\Omega$		0.9436		
,	MODE, VSEL, and FSEL	V _{BP} = 2.93 V,	$R_{LOW} = 42.2 \text{ k}\Omega$		0.8695		.,
DETECT_TH		$R_{HIGH} = 100 \text{ k}\Omega$	$R_{LOW} = 37.4 \text{ k}\Omega$		0.7975		V
			$R_{LOW} = 33.2 \text{ k}\Omega$		0.7303		
			$R_{LOW} = 29.4 \text{ k}\Omega$		0.6657		
			$R_{LOW} = 25.5 \text{ k}\Omega$		0.5953		
			$R_{LO}W = 22.1 \text{ k}\Omega$		0.5303		
			$R_{LOW} = 19.1 \text{ k}\Omega$		0.4699		
			$R_{LOW} = 16.5 \text{ k}\Omega$		0.415		
			$R_{LOW} = 14.3 \text{ k}\Omega$		0.3666		
			$R_{LOW} = 12.1 \text{ k}\Omega$		0.3163		
			$R_{LOW} = 10 \text{ k}\Omega$		0.2664		
			$R_{LOW} = 7.87 \text{ k}\Omega$		0.2138		
			$R_{LOW} = 6.19 \text{ k}\Omega$		0.1708		
			$R_{LOW} = 4.64 \text{ k}\Omega$		0.1299		
			$R_{LOW} = 3.16 \text{ k}\Omega$		0.0898		
			$R_{LOW} = 1.78 \text{ k}\Omega$		0.0512		
			$R_{LOW} = 0 \Omega$		GND		
GOOD COMPA	ARATOR		·				
		PGOOD in from higher	г	105	108	111	
,	DCOOD #h!!-!	PGOOD in from lower		89	92	95	0/1/
PGTH	PGOOD threshold	PGOOD out to higher			120		$%V_{REF}$
		PGOOD out to lower			68		1
PG	PGOOD sink current	V _{PGOOD} = 0.5 V			6.9		mA
PGLK	PGOOD leakage current	V _{PGOOD} = 5 V		-1	0	1	μА



Electrical Characteristics (continued)

over operating free-air temperature range, V_{VDD} = 12 V, V_{EN_UVLO} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
CURRENT DE	TECTION		1			
V _{ILM}	V _{ILIM} voltage range	On-resistance (R _{DS(on)}) sensing	0.1		1.2	V
		$R_{LIM} = 61.9 \text{ k}\Omega$		30		Α
I _{OCL_VA}		OC tolerance		±15%		
	Valley current limit threshold	$R_{LIM} = 51.1 \text{ k}\Omega$		25		Α
	unconoid	OC tolerance		±15%		
		$R_{LIM} = 40.2 \text{ k}\Omega$	17	20	23	Α
		$R_{LIM} = 61.9 \text{ k}\Omega$		-30		
I _{OCL_VA_N}	Negative valley current limit threshold	$R_{LIM} = 51.1 \text{ k}\Omega$		-25		Α
	iiiiii tiiicsiioid	$R_{LIM} = 40.2 \text{ k}\Omega$		-20		
I _{CLMP_LO}	Clamp current at V _{LIM} clamp at lowest	V _{ILIM_CLMP} = 0.1 V, T _A = 25°C		5		А
I _{CLMP_HI}	Clamp current at V _{LIM} clamp at highest	V _{ILIM_CLMP} = 1.2 V, T _A = 25°C		50		А
V _{ZC}	Zero cross detection offset			0		mV
PROTECTION	IS AND OOB					
	BP UVLO threshold	Wake-up		3.32		V
V_{BPUVLO}	voltage	Shutdown		3.11		
V _{OVP}	OVP threshold voltage	OVP detect voltage	117%	120%	123%	V_{REF}
V _{UVP}	UVP threshold voltage	UVP detect voltage	65%	68%	71%	V_{REF}
V _{OOB}	OOB threshold voltage			8%		V_{REF}
BP VOLTAGE						
V _{BP}	BP LDO output voltage	$V_{IN} = 12 \text{ V}, 0 \text{ A} \le I_{LOAD} \le 10 \text{ mA},$		5.07		V
V_{BPDO}	BP LDO drop-out voltage	V _{IN} = 4.5 V, I _{LOAD} = 30 mA, T _A = 25°C			365	mV
I _{BPMAX}	BP LDO over-current limit	V _{IN} = 12 V, T _A = 25°C		100		mA
THERMAL SH	IUTDOWN					
_	Built-In thermal shutdown	Shutdown temperature	155	165		90
T_{SDN}	threshold ⁽¹⁾	Hysteresis			30	°C



6.6 Timing Requirements

				MIN	NOM	MAX	UNIT
SWITCHIN	NG FREQUENCY					'	
				380	425	475	
	VO switching	.,		585	650	740	
f _{SW}	frequency ⁽¹⁾	$V_{IN} = 12 \text{ V}, V_{VO} = 1 \text{ V}, T$	A = 25°C	790	875	995	kHz
				950	1050	1250	
t _{ON(min)}	Minimum on time ⁽²⁾				60		ns
t _{OFF(min)}	Minimum off time ⁽²⁾	DRVH falling to rising				300	ns
SOFT-ST	ART	•					
			$R_{MODE_LOW} = 60.4 \text{ k}\Omega$	7	8(3)	10	ms
	Soft-start time	oft-start time $ \begin{array}{c} V_{OUT} \text{ rising from 0 V to} \\ 95\% \text{ of final set point,} \\ R_{MODE_HIGH} = 100 \text{ k}\Omega \end{array} $	$R_{MODE_LOW} = 53.6 \text{ k}\Omega$	3.6	4 ⁽⁴⁾	5.2	ms
t _{SS}			$R_{MODE_LOW} = 47.5 \text{ k}\Omega$	1.6	2	2.8	ms
			$R_{MODE_LOW} = 42.2 \text{ k}\Omega$	0.8	1	1.6	ms
PGOOD C	COMPARATOR						
	DCCCD dalay times	Delay for PGOOD going	in		1		ms
t _{PGDLY}	PGOOD delay time	Delay for PGOOD coming out				2	μs
POWER-0	ON DELAY						
t _{PODLY}	Power-on delay time				1.024		ms
PROTECT	TIONS AND OOB						
t _{OVPDLY}	OVP response time	100-mV over drive				1	μs
t _{UVPDLY}	UVP delay filter delay ti	me			1		ms
		$t_{SS} = 1 \text{ ms}$			16		ms
	I lianum blankinn tina	$t_{SS} = 2 \text{ ms}$			24		ms
THICDLY	Hiccup blanking time	$t_{SS} = 4 \text{ ms}$			38		ms
		$t_{SS} = 8 \text{ ms}$			67		ms

Correlated with closed-loop EVM measurement at load current of 20 A.


⁽²⁾

Specified by design. Not production tested.

In order to use the 8-ms SS setting, follow the steps outlined in *Application Workaround to Support 4-ms and 8-ms SS Settings*. In order to use the 4-ms SS setting, follow the steps outlined in *Application Workaround to Support 4-ms and 8-ms SS Settings*.


TEXAS INSTRUMENTS

6.7 Typical Characteristics





Typical Characteristics (continued)





7 Detailed Description

7.1 Overview


The TPS548B22 device is a high-efficiency, single-channel, FET-integrated, synchronous buck converter. It is suitable for point-of-load applications with 25 A or lower output current in storage, telecomm and similar digital applications. The device features proprietary D-CAP3 mode control combined with adaptive on-time architecture. This combination is ideal for building modern high/low duty ratio, ultra-fast load step response DC-DC converters.

The TPS548B22 device has integrated MOSFETs rated at 25-A TDC.

The converter input voltage range is from 1.5 V up to 18 V, and the VDD input voltage range is from 4.5 V to 22 V. The output voltage ranges from 0.6 V to 5.5 V.

Stable operation with all ceramic output capacitors is supported, because the D-CAP3 mode uses emulated current information to control the modulation. An advantage of this control scheme is that it does not require phase compensation network outside which makes it easy to use and also enables low external component count. The designer selects the switching frequency from 4 preset values via resistor settings by FSEL pin. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltage while increasing switching frequency as needed during load step transient.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 25-A FET

The TPS548B22 device is a high-performance, integrated FET converter supporting current rating up to 25 A thermally. It integrates two N-channel NexFETTM power MOSFETs, enabling high power density and small PCB layout area. The drain-to-source breakdown voltage for these FETs is 25 V DC and 27 V transient for 10 ns. Avalanche breakdown occurs if the absolute maximum voltage rating exceeds 27 V. In order to limit the switch node ringing of the device, TI recommends adding a R-C snubber from the SW node to the PGND pins. Refer to the *Layout Guidelines* section for the detailed recommendations.

7.3.2 On-Resistance

The typical on-resistance ($R_{DS(on)}$) for the high-side MOSFET is 4.1 m Ω and typical on-resistance for the low-side MOSFET is 1.9 m Ω with a nominal gate voltage (V_{GS}) of 5 V.

7.3.3 Package Size, Efficiency and Thermal Performance

The TPS548B22 device is available in a 7 mm × 5 mm VQFN package with 40 power and I/O pins. It employs TI proprietary MCM packaging technology with thermal pad. With a properly designed system layout, applications achieve optimized safe operating area (SOA) performance. The curves shown in Figure 13 and Figure 14 are based on the orderable evaluation module design. (See SLUUBI9 to order the EVM.)




Figure 13. Safe Operating Area

Figure 14. Safe Operating Area

7.3.4 Soft-Start Operation

In the TPS548B22 device the soft-start time controls the inrush current required to charge the output capacitor bank during start-up. The device offers selectable soft-start options of 1 ms, 2 ms, 4 ms and 8 ms. When the device is enabled (either by EN or VDD UVLO), the reference voltage ramps from 0 V to the final level defined by VSEL pin strap configuration, in a given soft-start time. The TPS548B22 device supports several soft-start times between 1 msec and 8 msec selected by MODE pin configuration. Refer to Table 4 for details.

7.3.5 V_{DD} Supply Undervoltage Lockout (UVLO) Protection

The TPS548B22 device provides fixed VDD undervoltage lockout threshold and hysteresis. The typical VDD turn-on threshold is 4.25 V, and hysteresis is 0.2 V. The VDD UVLO can be used in conjunction with the EN_UVLO signal to provide proper power sequence to the converter design. UVLO is a non-latched protection.

7.3.6 EN_UVLO Pin Functionality

The EN_UVLO pin drives an input buffer with accurate threshold and can be used to program the exact required turnon and turnoff thresholds for switcher enable, VDD UVLO, or VIN UVLO (if VIN and VDD are tied together). If desired, an external resistor divider can be used to set and program the turn-on threshold for VDD or VIN UVLO.



Feature Description (continued)

Figure 15 shows how to program the input voltage UVLO using the EN_UVLO pin.




Figure 15. Programming the UVLO Voltage

7.3.7 Fault Protections

This section describes positive and negative overcurrent limits, overvoltage protections, out-of-bounds limits, undervoltage protections and over temperature protections.

7.3.7.1 Current Limit (ILIM) Functionality




Figure 16. Current Limit Resistance vs OCP Valley Overcurrent Limit



Feature Description (continued)

The ILIM pin sets the OCP level. Connect the ILIM pin to GND through the voltage setting resistor, R_{ILIM}. In order to provide both good accuracy and cost effective solution, TPS548B22 supports temperature compensated internal MOSFET R_{DS(on)} sensing.

Also, the device performs both positive and negative inductor current limiting with the same magnitudes. The positive current limit normally protects the inductor from saturation that causes damage to the high-side FET and low-side FET. The negative current limit protects the low-side FET during OVP discharge.

The voltage between GND pin and SW pin during the OFF time monitors the inductor current. The current limit has 1200 ppm/°C temperature slope to compensate the temperature dependency of the on-resistance (R_{DS(on)}). The GND pin is used as the positive current sensing node.

TPS548B22 uses cycle-by-cycle over-current limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level. V_{ILIM} sets the valley level of the inductor current.

7.3.7.2 Overvoltage Protection (OVP) and Undervoltage Protection (UVP)

OVP DELAY REFERENCE START-UP **OPERATING** SOFT-START OVP 100 mV OD **OVP RESET VOLTAGE** OVP **RAMP** THRESHOLD **THRESHOLD** (µs) (V_{REF}) UVP Internal Internal 1.2 x Internal V_{REF}

Table 1. Overvoltage Protection Details

The device monitors a feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 68% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the device latches OFF both high-side and low-side MOSFETs drivers. The UVP function enables after soft start is complete.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and turns on the low-side MOSFET until reaching a negative current limit. Upon reaching the negative current limit, the low-side FET is turned off and the high-side FET is turned on again for a minimum on-time. The TPS548B22 device operates in this cycle until the output voltage is pulled down under the UVP threshold voltage for 1 ms. After the 1-ms UVP delay time, the high-side FET is latched off and low-side FET is latched on. The fault is cleared with a reset of VDD or by retoggling the EN pin.

7.3.7.3 Out-of-Bounds Operation

The device has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, so the device is not latched off after an OOB event. OOB protection operates as an early no-fault overvoltageprotection mechanism. During the OOB operation, the controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly toward the setpoint. During the operation, the cycle-bycycle negative current limit is also activated to ensure the safe operation of the internal FETs.

7.3.7.4 Overtemperature Protection

TPS548B22 has overtemperature protection (OTP) by monitoring the die temperature. If the temperature exceeds the threshold value (default value 165°C), the device is shut off. When the temperature falls about 25°C below the threshold value, the device turns on again. The OTP is a non-latch protection.



7.4 Device Functional Modes

7.4.1 DCAP3 Control Topology

The TPS548B22 employs an artificial ramp generator that stabilizes the loop. The ramp amplitude is automatically adjusted as a function of selected switching frequency (f_{SW}). The ramp amplitude is a function of duty cycle (V_{OUT} -to- V_{IN} ratio). Consequently, two additional pin-strap bits (FSEL[2:1]) are provided for fine tuning the internal ramp amplitude. The device uses an improved DCAP3 control loop architecture that incorporates a steady-state error integrator. The slow integrator improves the output voltage DC accuracy greatly and presents minimal impact to small signal transient response. To further enhance the small signal stability of the control loop, the device uses a modified ramp generator that supports a wider range of output LC stage.

7.4.2 DCAP Control Topology

For advanced users of this device, the internal DCAP3 ramp can be disabled using the MODE[4] pin strap bit. This situation requires an external RCC network to ensure control loop stability. Place this RCC network across the output inductor. Use a range between 10 mV and 15 mV of injected RSP pin ripple. If no feedback resistor divider network is used, insert a 10-k Ω resistor between the VOUT pin and the RSP pin.

7.5 Programming

7.5.1 Programmable Pin-Strap Settings

FSEL, VSEL and MODE. Description: a 1% or better $100-k\Omega$ resistor is needed from BP to each of the three pins. The bottom resistor from each pin to ground (see Table 2) in conjunction with the top resistor defines each pin strap selection. The pin detection checks for external resistor divider ratio during initial power up (VDD is brought down below approximately 3 V) when BP LDO output is at approximately 2.9 V.

7.5.1.1 Frequency Selection (FSEL) Pin

The TPS548B22 device allows users to select the switching frequency, light load and internal ramp amplitude by using FSEL pin. Table 2 lists the divider resistor values for the selection. The 1% tolerance resistors with typical temperature coefficient of ±100ppm/°C are recommended. Higher performance resistors can be used if tighter noise margin is required for more reliable frequency selection detection.

FSEL pin strap configuration programs the switching frequency, internal ramp compensation and light load conduction mode.

.



Programming (continued)

Table 2. FSEL Pin Strap Configurations

FSEL[4]	FSEL[3]	FSEL[2]	FSE[L1]	FSEL[0]	5 (10) (1)
FSEI	L[1:0]	RCSP_	FSEL[1:0]	СМ	R_{FSEL} (k Ω) ⁽¹⁾
		11: R × 3		1: FCCM	Open
				0: SKIP	187
		10: R × 2		1: FCCM	165
44.46	05 MIL			0: SKIP	147
11: 1.0	05 MHz	0.4			133
		01: R × 1		0: SKIP	121
		000	: R/2	1: FCCM	110
		00	. R/2	0: SKIP	100
		44.	D 2	1: FCCM	90.9
		11:	R × 3	0: SKIP	82.5
		40	- Bu2	1: FCCM	75
10. 97	75 kHz	10: R×2		0: SKIP	68.1
10. 07	3 KHZ	01: R × 1		1: FCCM	60.4
				0: SKIP	53.6
		00: R/2		1: FCCM	47.5
		00	. K/Z	0: SKIP	42.2
		11: R × 3		1: FCCM	37.4
		11.	r x 3	0: SKIP	33.2
		10: R × 2		1: FCCM	29.4
01: 65	0 1.1 1-			0: SKIP	25.5
01. 60	DU KITZ	01:	R × 1	1: FCCM	22.1
		01.	K X I	0: SKIP	19.1
		00	: R/2	1: FCCM	16.5
		00	. K/Z	0: SKIP	14.3
		11.	R × 3	1: FCCM	12.1
		11:	N X O	0: SKIP	10
		10.	R × 2	1: FCCM	7.87
00: 42	05 kHz	10.	11 A Z	0: SKIP	6.19
	LJ NI IZ	01: R >		1: FCCM	4.64
				0: SKIP	3.16
				1: FCCM	1.78
		00	. N/Z	0: SKIP	0

^{(1) 1%} or better and connect to ground



7.5.1.2 VSEL Pin

VSEL pin strap configuration is used to program initial boot voltage value, hiccup mode and latch off mode. The initial boot voltage is used to program the main loop voltage reference point. VSEL voltage settings provide TI designated discrete internal reference voltages. Table 3 lists internal reference voltage selections.

Table 3. Internal Reference Voltage Selections

VSEL[4] VSEL[3]	VSE[L2]	VSEL[1]	VSEL[0]	R_{VSEL} (k Ω) ⁽¹⁾				
1111	0.975 V		1: Latch-Off	Open				
1111.	0.975 V		0: Hiccup	187				
4440.4	4000 \/		1: Latch-Off	165				
1110: 1	0: Hiccup	147						
1101.1	1504 \/		1: Latch-Off	133				
1101. 1	1101: 1.1504 V							
1100:1	.0996 V		1: Latch-Off	110				
1100. 1	.0990 V		0: Hiccup	100				
1011.1	.0508 V		1: Latch-Off	90.9				
1011. 1	.0506 V		0: Hiccup	82.5				
1010.1	0000 \/		1: Latch-Off	75				
1010. 1	.0000 V		0: Hiccup	68.1				
1001.0).9492 V		1: Latch-Off	60.4				
1001. 0).9492 V		0: Hiccup	53.6				
1000.0).9023 V		1: Latch-Off	47.5				
1000. 0).9023 V		0: Hiccup	42.2				
0111:0).9004 V		1: Latch-Off	37.4				
0111.0).9004 V		0: Hiccup	33.2				
0110:0).8496 V		1: Latch-Off	29.4				
0110.0	7.6496 V	0: Hiccup	25.5					
0101: 0).8008 V		1: Latch-Off	22.1				
0101. 0).6006 V		0: Hiccup	19.1				
0100.6).7500 V		1: Latch-Off	16.5				
0100. 0	0.7500 V		0: Hiccup	14.3				
0011: 0).6992 V		1: Latch-Off	12.1				
0011.0	0.0992 V		0: Hiccup	10				
0010: 0).6504 V		1: Latch-Off	7.87				
0010. 0	7.0304 V		0: Hiccup	6.19				
0004.0).5996 V		1: Latch-Off	4.64				
0001. 0	V 0880.V		0: Hiccup	3.16				
0000	0000: 0.975 V			1.78				
0000.	0000. 0.973 V							

^{(1) 1%} or better and connect to ground



7.5.1.3 DCAP3 Control and Mode Selection

The MODE pinstrap configuration programs the control topology and internal soft-start timing selections. The device supports both DCAP3 and DCAP operation modes.

MODE[4] selection bit is used to set the control topology. If MODE[4] bit is 0, it selects DCAP operation. If MODE[4] bit is 1, it selects DCAP3 operation.

MODE[1] and MODE[0] selection bits are used to set the internal soft-start timing.

Table 4. Allowable MODE Fill Selections									
MODE[4]	MODE[3]	MODE[2]	MODE[1] MODE[0]		$R_{MODE} (k\Omega)^{(1)}$				
			11: 8 ms ⁽²⁾		60.4				
1: DCAP3	0: Internal Reference	0: Internal SS	10: 4 ms ⁽²⁾		53.6				
1: DCAP3			01: 2 ms		47.5				
			00: 1 ms		42.2				
	0: Internal Reference		11: 8	ms ⁽²⁾	4.64				
0: DCAP		0: Internal SS	10: 4 ms ⁽²⁾		3.16				
		U. IIIIemai 55	01: 2 ms		1.78				
			00: 1	ms	0				

Table 4. Allowable MODE Pin Selections

7.5.1.4 Application Workaround to Support 4-ms and 8-ms SS Settings

In order to properly design for 4-ms and 8-ms SS settings, additional application consideration is needed. The recommended application workaround to support the 4-ms and 8-ms soft-start settings is to ensure sufficient time delay between the VDD and EN_UVLO signals. The minimum delay between the rising maximum VDD_UVLO level and the minimum turnon threshold of EN_UVLO is at least TDELAY MIN.

$$T_{DELAY\ MIN} = K \times V_{REF}$$

where

- K = 9 ms/V for SS setting of 4 ms
- K = 18 ms/V for SS setting of 8 ms
- V_{REF} is the internal reference voltage programmed by VSEL pin strap

For example, if SS setting is 4 ms and $V_{REF} = 1$ V, program the minimum delay at least 9 ms; if SS setting is 8 ms, the minimum delay should be programmed at least 18 ms. See Figure 17 and Figure 18 for detailed timing requirement.




Figure 17. Proper Sequencing of V_{DD} and EN_UVLO to Support the use of 4-ms SS Setting

(1)

⁽¹⁾ R_{MODE} settings in lighter shade are not permitted (24 settings).

⁽²⁾ See Application Workaround to Support 4-ms and 8-ms SS Settings.






Figure 18. Minimum Delay Between V_{DD} and EN_UVLO to Support the use of 4-ms and 8-ms SS settings

The workaround/consideration described previously is not required for SS settings of 1 ms and 2 ms.

7.5.2 Programmable Analog Configurations

7.5.2.1 RSP/RSN Remote Sensing Functionality

RSP and RSN pins are used for remote sensing purpose. In the case where feedback resistors are required for output voltage programming, connect the RSP pin to the mid-point of the resistor divider; always connect the RSN pin to the load return. When feedback resistors are not required as when the VSEL programs the output voltage setpoint, always connect the RSP pin to the positive sensing point of the load, and always connect the RSN pin to the load return.

RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier. The feedback resistor divider must use resistor values much less than 100 k Ω .

7.5.2.1.1 Output Differential Remote Sensing Amplifier

The examples in this section show simplified remote sensing circuitry that each use an internal reference of 1 V. Figure 19 shows remote sensing without feedback resistors, with an output voltage setpoint of 1 V. Figure 20 shows remote sensing using feedback resistors, with an output voltage set point of 5 V.






Figure 19. Remote Sensing Without Feedback Resistors

Figure 20. Remote Sensing With Feedback Resistors

7.5.2.2 Power Good (PGOOD Pin) Functionality

The TPS548B22 device has power-good output that registers high when switcher output is within the target. The power-good function is activated after soft-start has finished. When the soft-start ramp reaches 300 mV above the internal reference voltage, SSend signal goes high to enable the PGOOD detection function. If the output voltage becomes within ±8% of the target value, internal comparators detect power-good state, and the power-good signal becomes high after a 1-ms programmable delay. If the output voltage goes outside of ±16% of the target value, the power good signal becomes low after two microsecond (2-µs) internal delay. The open-drain, power-good output must be pulled up externally.

The internal N-channel MOSFET does not pull down until the VDD supply is above 1.2 V.



8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS548B22 device is a highly integrated synchronous step-down DC-DC converters. These devices are used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 25 A. Use the following design procedure to select key component values for this family of devices.



8.2 Typical Applications

8.2.1 TPS548B22 1.5-V to 18-V Input, 1-V Output, 25-A Converter




Figure 21. Typical Application Schematic



8.2.2 Design Requirements

For this design example, use the input parameters shown in Table 5.

Table 5. Design Example Specifications

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		5	12	18	V
V _{IN(ripple)}	Input ripple voltage	I _{OUT} = 25 A			0.4	V
V _{OUT}	Output voltage			1		V
	Line regulation	5 V ≤ V _{IN} ≤ 18 V			0.5%	
	Load regulation	0 V ≤ I _{OUT} ≤ 25 A			0.5%	
V _{PP}	Output ripple voltage	I _{OUT} = 25 A		10		mV
V _{OVER}	Transient response overshoot	I _{STEP} = 15 A		30		mV
V _{UNDER}	Transient response undershoot	I _{STEP} = 15 A		30		mV
I _{OUT}	Output current	5 V ≤ V _{IN} ≤ 18 V			25	Α
t _{SS}	Soft-start time			1		ms
loc	Overcurrent trip point ⁽¹⁾			32		Α
η	Peak efficiency	I _{OUT} = 7 A		90%		
f _{SW}	Switching frequency			650		kHz

⁽¹⁾ DC overcurrent level

8.2.3 Design Procedure

8.2.3.1 Switching Frequency Selection

Select a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which decrease efficiency and impact thermal performance. In this design, a moderate switching frequency of 650 kHz achieves both a small solution size and a high-efficiency operation with the frequency selected.

Select one of four switching frequencies and FSEL resistor values from Table 6. The recommended high-side R_{FSEL} value is 100 k Ω (1%). Choose a low-side resistor value from Table 6 based on the choice of switching frequency. For each switching frequency selection, there are multiple values of $R_{\text{FSEL}(LS)}$ to choose from. In order to select the correct value, additional considerations (internal ramp compensation and light load operation) other than switching frequency need to be included.



Table 6. FSEL Pin Selection

SWITCHING FREQUENCY f _{SW} (kHz)	FSEL VO	OLTAGE _L (V)	HIGH-SIDE RESISTOR R _{FSEL(HS)} (kΩ) 1% or better	LOW-SIDE RESISTOR $R_{FSEL(LS)}$ (k Ω) 1% or better
	MAXIMUM	MINIMUM		
				Open
				187
				165
1050	2.02	1 465	100	147
1050	2.93	1.465	100	133
				121
				110
				100
				90.9
				82.5
			100	75
075	1.396	0.869		68.1
875				60.4
				53.6
				47.5
				42.2
		0.366		37.4
				33.2
				29.4
050	0.700			25.5
650	0.798		100	22.1
				19.1
				16.5
				14.3
				12.1
				10
				7.87
405	0.017		400	6.19
425	0.317	0	100	4.64
				3.16
				1.78
				0

There is some limited freedom to choose FSEL resistors that have other than the recommended values. The criteria is to ensure that for particular selection of switching frequency, the FSEL voltage is within the maximum and minimum FSEL voltage levels listed in Table 6. Use Equation 2 to calculate the FSEL voltage. Select FSEL resistors that include tolerances of 1% or better.

$$V_{FSEL} = V_{BP(det)} \times \frac{R_{FSEL(LS)}}{R_{FSEL(HS)} + R_{FSEL(LS)}}$$

where

 V_{BP(det)} is the voltage used by the device to program the level of valid FSEL pin voltage during initial device start-up (2.9 V typical)



In addition to serving the frequency select purpose, the FSEL pin can also be used to program internal ramp compensation (DCAP3) and light-load conduction mode. When DCAP3 mode is selected (see section 8.2.3.9), internal ramp compensation is used for stabilizing the converter design. The internal ramp compensation is a function of the switching frequency (f_{SW}) and the duty cycle range (the output voltage-to-input voltage ratio). Table 7 summarizes the ramp choices using these functions.

V_{OUT} RANGE (FIXED V_{IN} = 12 V) **DUTY CYCLE RANGE SWITCHING FREQUENCY SETTING** CONSTANT (V_{OUT}/V_{IN}) (%) SELECT (f_{SW}) (kHz) **OPTION** t (µs) MIN MAX MIN MAX R/2 9 0.9 5 7.5 0.6 1.5 7.5 $R \times 1$ 16.8 0.9 12.5 425 2.5 $R \times 2$ 32.3 1.5 12.5 21 55.6 2.5 5.5 $R \times 3$ >21 R/2 7 0.6 0.9 5 7.5 1.5 13.5 7.5 12.5 $R \times 1$ 0.9 650 2.5 12.5 21 $R \times 2$ 25.9 1.5 $R \times 3$ 44.5 2.5 5.5 >21 R/2 5.6 0.6 0.9 5 7.5 10.4 1.5 7.5 12.5 $R \times 1$ 0.9 875 $R \times 2$ 20 1.5 2.5 12.5 21 $R \times 3$ 34.4 2.5 5.5 >21 R/2 3.8 0.6 0.9 5 7.5

Table 7. Switching Frequency Selection

The FSEL pin programs the light-load selection. TPS548B22 device supports either SKIP mode or FCCM operations. For optimized light-load efficiency, it is recommended to program the device to operate in SKIP mode. For better load regulation from no load to full load, it is recommended to program the device to operate in FCCM mode.

7.1

13.6

23.3

 $R \times 1$

 $R \times 2$

 $R \times 3$

R_{FSEL(LS)} can be determined after determining the switching frequency, ramp and light-load operation. Table 2 lists the full range of choices.

8.2.3.2 Inductor Selection

1050

To calculate the value of the output inductor, use Equation 3. The coefficient K_{IND} represents the amount of inductor ripple current relative to the maximum output current. The output capacitor filters the inductor ripple current. Therefore, choosing a high inductor ripple current impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, maintain a K_{IND} coefficient greater than 0 and 0.4 for balanced performance. Using this target ripple current, the required inductor size can be calculated as shown in Equation 3:

$$L1 = \frac{V_{OUT}}{\left(V_{IN(max)} \times f_{SW}\right)} \times \frac{V_{IN} - V_{OUT}}{\left(I_{OUT(max)} \times K_{IND}\right)} = \frac{1 \text{ V} \times \left(18 \text{ V} - 1 \text{ V}\right)}{18 \text{ V} \times 650 \text{ kHz} \times 25 \text{ A} \times 0.2} = 0.29 \text{ }\mu\text{H}$$
(3)

Selecting a K_{IND} of 0.2, the target inductance $L_1 = 290$ nH. Using the next standard value, the 330 nH is chosen in this application for its high current rating, low DCR, and small size. The inductor ripple current, RMS current, and peak current can be calculated using Equation 4, Equation 5 and Equation 6. These values should be used to select an inductor with approximately the target inductance value, and current ratings that allow normal operation with some margin.

$$I_{RIPPLE} = \frac{V_{OUT}}{\left(V_{IN(max)} \times f_{SW}\right)} \times \frac{V_{IN(max)} - V_{OUT}}{L1} = \frac{1 \text{ V} \times (18 \text{ V} - 1 \text{ V})}{18 \text{ V} \times 650 \text{ kHz} \times 330 \text{ nH}} = 4.4 \text{ A}$$
(4)

1.5

2.5

5.5

7.5

12.5

>21

12.5

21

0.9

1.5 2.5



$$I_{L(rms)} = \sqrt{(I_{OUT})^2 + \frac{1}{12} \times (I_{RIPPLE})^2} = 25 \text{ A}$$
 (5)

$$I_{L(PEAK)} = (I_{OUT}) + \frac{1}{2} \times (I_{RIPPLE}) = 27.2 \text{ A}$$
 (6)

8.2.3.3 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor affects three criteria:

- Stability
- Regulator response to a change in load current or load transient
- Output voltage ripple

These three considerations are important when designing regulators that must operate where the electrical conditions are unpredictable. The output capacitance needs to be selected based on the most stringent of these three criteria.

8.2.3.3.1 Minimum Output Capacitance to Ensure Stability

To prevent sub-harmonic multiple pulsing behavior, TPS548B22 application designs must strictly follow the small signal stability considerations described in Equation 7.

$$C_{OUT (min)} > \frac{t_{ON}}{2} \times \frac{8\tau}{L_{OUT}} \times \frac{V_{REF}}{V_{OUT}}$$

where

- C_{OUT(min)} is the minimum output capacitance needed to meet the stability requirement of the design
- ton is the on-time information based on the switching frequency and duty cycle (in this design, 128 ns)
- τ is the ramp compensation time constant of the design based on the switching frequency and duty cycle, (in this design, 25.9 μs, refer to Table 7)
- L_{OUT} is the output inductance (in the design, 0.33 μH)
- V_{RFF} is the user-selected reference voltage level (in this design, 1 V)
- V_{OUT} is the output voltage (in this design, 1 V)

The minimum output capacitance calculated from Equation 7 is 40 μ F. The stability is ensured when the amount of the output capacitance is 40 μ F or greater. And when all MLCCs (multi-layer ceramic capacitors) are used, both DC and AC derating effects must be considered to ensure that the minimum output capacitance requirement is met with sufficient margin.

8.2.3.3.2 Response to a Load Transient

The output capacitance must supply the load with the required current when current is not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor greatly affects the magnitude of voltage deviation (such as undershoot and overshoot) during the transient.

Use Equation 8 and Equation 9 to estimate the amount of capacitance needed for a given dynamic load step and release.

NOTE

There are other factors that can impact the amount of output capacitance for a specific design, such as ripple and stability.

$$C_{OUT \, (min_under \,)} = \frac{L_{OUT} \, \times \, \left(\Delta I_{LOAD \, (max)} \right)^2 \, \times \left(\frac{V_{OUT} \, \times \, t_{SW}}{V_{IN \, (min)}} + t_{OFF \, (min)} \right)}{2 \, \times \, \Delta V_{LOAD \, (insert \,)} \, \times \left(\left(\frac{V_{IN \, (min)} - V_{OUT}}{V_{IN \, (min)}} \right) \times t_{SW} - t_{OFF \, (min)} \right) \times V_{OUT}} \tag{8}$$

(7)



$$C_{OUT \, (min_over)} = \frac{L_{OUT} \times \left(\Delta I_{LOAD \, (max)}\right)^{2}}{2 \times \Delta V_{LOAD \, (release)} \times V_{OUT}}$$

where

- C_{OUT(min_under)} is the minimum output capacitance to meet the undershoot requirement
- $C_{\text{OUT(min over)}}$ is the minimum output capacitance to meet the overshoot requirement
- L is the output inductance value (0.33 µH)
- $\Delta I_{LOAD(max)}$ is the maximum transient step (15 A)
- V_{OUT} is the output voltage value (1 V)
- t_{SW} is the switching period (1.54 µs)
- V_{IN(min)} is the minimum input voltage for the design (10.8 V)
- t_{OFF(min)} is the minimum off time of the device (300 ns)
- ΔV_{LOAD(insert)} is the undershoot requirement (30 mV)
- $\Delta V_{\text{LOAD(release)}}$ is the overshoot requirement (30 mV)

(9)

Most of the above parameters can be found in Table 5.

The minimum output capacitance to meet the undershoot requirement is 516 µF. The minimum output capacitance to meet the overshoot requirement is 1238 µF. This example uses a combination of POSCAP and MLCC capacitors to meet the overshoot requirement.

- POSCAP bank no. 1: 2 x 470 μ F, 2.5 V, 6 m Ω per capacitor
- MLCC bank no. 2: 7 x 100 μ F, 6.3 V, 2 m Ω per capacitor with DC+AC derating factor of 60%

Recalculating the worst case overshoot using the described capacitor bank design, the overshoot is 29 mV, which meets the 30-mV overshoot specification requirement.

8.2.3.3.3 Output Voltage Ripple

The output voltage ripple is another important design consideration. Equation 10 calculates the minimum output capacitance required to meet the output voltage ripple specification. This criterion is the requirement when the impedance of the output capacitance is dominated by ESR.

$$C_{COUT(min)RIPPLE} = \frac{I_{RIPPLE}}{8 \times f_{SW} \times V_{OUT(RIPPLE)}} = 82 \,\mu\text{F}$$
(10)

In this case, the maximum output voltage ripple is 10 mV. For this requirement, the minimum capacitance for ripple requirement yields 82 µF. Because this capacitance value is significantly lower compared to that of transient requirement, determine the capacitance bank from Response to a Load Transient. Because the output capacitor bank consists of both POSCAP and MLCC type capacitors, it is important to consider the ripple effect at the switching frequency due to effective ESR. Use Equation 11 to determine the maximum ESR of the output capacitor bank for the switching frequency.

$$ESR_{MAX} = \frac{V_{out(ripple)} - \frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{OUT}}}{I_{RIPPLE}} = 2.2 \text{ m}\Omega$$
(11)

Estimate the effective ESR at the switching frequency by obtaining the impedance vs frequency characteristics of the output capacitors. The parallel impedance of capacitor bank #1 and capacitor bank #2 at the switching frequency of the design example is estimated to be 1.2 m Ω , which is less than that of the maximum ESR value. Therefore, the output voltage ripple requirement (10 mV) can be met. For detailed calculation on the effective ESR please contact the factory to obtain a user-friendly Excel based design tool.



8.2.3.4 Input Capacitor Selection

The TPS548B22 requires a high-quality, ceramic, type X5R or X7R, input decoupling capacitor with a value of at least 1 µF of effective capacitance on the VDD pin, relative to AGND. The power stage input decoupling capacitance (effective capacitance at the PVIN and PGND pins) must be sufficient to supply the high switching currents demanded when the high-side MOSFET switches on, while providing minimal input voltage ripple as a result. This effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. The input ripple current can be calculated using Equation 12.

$$I_{CIN(rms)} = I_{OUT(max)} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}} = 10 \text{ Arms}$$
(12)

The minimum input capacitance and ESR values for a given input voltage ripple specification, V_{IN(ripple)}, are shown in Equation 13 and Equation 14. The input ripple is composed of a capacitive portion, V_{RIPPLE(cap)}, and a resistive portion, V_{RIPPLE(esr)}.

$$C_{IN(min)} = \frac{I_{OUT(max)} \times V_{OUT}}{V_{RIPPLE(cap)} \times V_{IN(max)} \times f_{SW}} = 21.4 \,\mu\text{F}$$
(13)

Silve portion,
$$V_{RIPPLE(esr)}$$
.

$$C_{IN(min)} = \frac{I_{OUT(max)} \times V_{OUT}}{V_{RIPPLE(cap)} \times V_{IN(max)} \times f_{SW}} = 21.4 \,\mu\text{F}$$

$$ESR_{CIN(max)} = \frac{V_{RIPPLE(ESR)}}{I_{OUT(max)} + \left(\frac{I_{RIPPLE}}{2}\right)} = 3.4 \,\text{m}\Omega$$
(13)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with the DC bias taken into account. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this design, allow 0.1-V input ripple for V_{RIPPLE(cap)}, and 0.1-V input ripple for V_{RIPPLE(esr)}. Using Equation 13 and Equation 14, the minimum input capacitance for this design is 21.4 μ F, and the maximum ESR is 3.4 m Ω . For this example, four 22- μ F, 25-V ceramic capacitors and one additional 100-μF, 25-V low-ESR polymer capacitors in parallel were selected for the power stage.

8.2.3.5 Bootstrap Capacitor Selection

A ceramic capacitor with a value of 0.1 µF must be connected between the BOOT and SW pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. Use a capacitor with a voltage rating of 25 V or higher.

8.2.3.6 BP Pin

Bypass the BP pin to DRGND with 4.7-µF capacitance. In order for the regulator to function properly, it is important that these capacitors be localized to the , with low-impedance return paths. See Layout Guidelines section for more information.

8.2.3.7 R-C Snubber and VIN Pin High-Frequency Bypass

Though it is possible to operate the TPS548B22 within absolute maximum ratings without ringing reduction techniques, some designs may require external components to further reduce ringing levels. This example uses two approaches: a high frequency power stage bypass capacitor on the VIN pins, and an R-C snubber between the SW area and GND.

The high-frequency VIN bypass capacitor is a lossless ringing reduction technique which helps minimizes the outboard parasitic inductances in the power stage, which store energy during the low-side MOSFET on-time, and discharge once the high-side MOSFET is turned on. For this example twoone 2.2-nF, 25-V, 0603-sized highfrequency capacitors are used. The placement of these capacitors is critical to its effectiveness. Its ideal placement is shown in Figure 21.



Additionally, an R-C snubber circuit is added to this example. To balance efficiency and spike levels, a 1-nF capacitor and a 1- Ω resistor are chosen. In this example a 0805-sized resistor is chosen, which is rated for 0.125 W, nearly twice the estimated power dissipation. See SLUP100 for more information about snubber circuits.

8.2.3.8 Optimize Reference Voltage (VSEL)

Optimize the reference voltage by choosing a value for R_{VSEL} . The TPS548B22 device is designed with a wide range of precision reference voltage support from 0.6 V to 1.2 V with an available step change of 50 mV. Program these reference voltages using the VSEL pin strap configurations. See Table 3 for internal reference voltage selections. In addition to providing initial boot voltage value, use the VSEL pin to program hiccup and latch-off mode.

There are two ways to program the output voltage set point. If the output voltage set point is one of the 16 available reference and boot voltage options, no feedback resistors are required for output voltage programming. In the case where feedback resistors are not needed, connect the RSP pin to the positive sensing point of the load. Always connect the RSN pin to the load return sensing point.

In this design example, since the output voltage set point is 1 V, selecting $R_{VSEL(LS)}$ of either 75 k Ω (latch off) or 68.1 k Ω (hiccup). If the output voltage set point is NOT one of the 16 available reference or boot voltage options, feedback resistors are required for output voltage programming. Connect the RSP pin to the mid-point of the resistor divider. Always connect the RSN pin to the load return sensing point as shown in Figure 19 and Figure 20.

The general guideline to select boot and internal reference voltage is to select the reference voltage closest to the output voltage set point. In addition, because the RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier, use a feedback resistor divider with values much less than $100 \text{ k}\Omega$.

8.2.3.9 MODE Pin Selection

MODE pin strap configuration is used to program control topology and internal soft-start timing selections. TPS548B22 supports both DCAP3 and DCAP operation. For general POL applications, it is strongly recommended to configure the control topology to be DCAP3 due to its simple to use and no external compensation features. In the rare instance where DCAP is needed, an RCC network across the output inductor is needed to generate sufficient ripple voltage on the RSP pin. In this design example, $R_{\text{MODE(LS)}}$ of 22.1 k Ω is selected for DCAP3 and soft start time of 1 ms.

8.2.3.10 Overcurrent Limit Design.

The TPS548B22 device uses the ILIM pin to set the OCP level. Connect the ILIM pin to GND through the voltage setting resistor, $R_{\rm ILIM}$. In order to provide both good accuracy and cost effective solution, this device supports temperature compensated MOSFET on-resistance ($R_{\rm DS(on)}$) sensing. Also, this device performs both positive and negative inductor current limiting with the same magnitudes. Positive current limit is normally used to protect the inductor from saturation therefore causing damage to the high-side and low-side FETs. Negative current limit is used to protect the low-side FET during OVP discharge.

The inductor current is monitored by the voltage between PGND pin and SW pin during the OFF time. The ILIM pin has 1200 ppm/°C temperature slope to compensate the temperature dependency of the on-resistance. The PGND pin is used as the positive current sensing node.

TPS548B22 has cycle-by-cycle over-current limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level. The voltage on the ILIM pin (V_{ILIM}) sets the valley level of the inductor current. The range of value of the R_{ILIM} resistor is between 9.53 k Ω and 105 k Ω . The range of valley OCL is between 5 A and 50 A (typical). If the R_{ILIM} resistance is outside of the recommended range, OCL accuracy and function cannot be assured. (see Table 8)



Table 8. OCP Valley Settings

1% R _{ILIM} (kΩ)	OVERCURRENT PROTECTION VALLEY (A)
82.1	40
71.5	35
61.9	30
51.1	25
40.2	20
30.1	15
20.5	10

Use Equation 15 to relate the valley OCL to the R_{ILIM} resistance.

$$R_{ILIM} = 2.0664 \times OCL_{VALLEY} - 0.6036$$

where

• R_{ILIM} is in $k\Omega$

In this design example, the desired valley OCL is 30 A, the calculated R_{ILIM} is 61.9 k Ω . Use Equation 16 to calculate the DC OCL to be 32.1 A.

$$OCL_{DC} = OCL_{VALLEY} + 0.5 \times I_{RIPPLE}$$

where

• R_{ILIM} is in $k\Omega$

In an overcurrent condition, the current to the load exceeds the inductor current and the output voltage falls. When the output voltage crosses the under-voltage fault threshold for at least 1msec, the behavior of the device depends on the VSEL pin strap setting. If hiccup mode is selected, the device will restart after 16-ms delay (1-ms soft-start option). If the overcurrent condition persists, the OC hiccup behavior repeats. During latch-off mode operation the device shuts down until the EN pin is toggled or VDD pin is power cycled.

TEXAS INSTRUMENTS

8.2.4 Application Curves




Figure 22. Output Voltage Regulation vs Output Current




Figure 23. Transient Response Peak-to-Peak




Figure 24. Transient Response Peak-to-Peak




Figure 25. Transient Response Peak-to-Peak




Figure 26. Transient Response Peak-to-Peak



9 Power Supply Recommendations

This device is designed to operate from an input voltage supply between 1.5 V and 18 V. Ensure the supply is well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is the quality of the PCB layout and grounding scheme. See the recommendations in the *Layout* section.

10 Layout

10.1 Layout Guidelines

Consider these layout guidelines before starting a layout work using TPS548B22.

- It is absolutely critical that all GND pins, including AGND (pin 30), DRGND (pin 29), and PGND (pins 13, 14, 15, 16, 17, 18, 19, and 20) are connected directly to the thermal pad underneath the device via traces or plane.
- Include as many thermal vias as possible to support a 25-A thermal operation. For example, a total of 35 thermal vias are used (outer diameter of 20 mil) in the TPS548B22EVM-847 available for purchase at ti.com. (SLUUBE4)
- Place the power components (including input/output capacitors, output inductor and TPS548B22 device) on one side of the PCB (solder side). Insert at least two inner layers (or planes) connected to the power ground, in order to shield and isolate the small signal traces from noisy power lines.
- Place the VIN pin decoupling capacitors as close as possible to the PVIN and PGND pins to minimize the input AC current loop. Place a high-frequency decoupling capacitor (with a value between 1 nF and 0.1 μF) as close to the PVIN pin and PGND pin as the spacing rule allows. This placement helps surpress the switch node ringing.
- Place VDD and BP decoupling capacitors as close as possible to the device pins. Do not use PVIN plane connection for the VDD pin. Separate the VDD signal from the PVIN signal by using separate trace connections. Provide GND vias for each decoupling capacitor and make the loop as small as possible.
- Ensure that the PCB trace defined as switch node (which connects the SW pins and up-stream of the output inductor) are as short and wide as possible. In the TPS548B22EVM-847 design, the SW trace width is 200 mil. Use a separate via or trace to connect SW node to snubber and bootstrap capacitor. Do not combine these connections.
- Place all sensitive analog traces and components (including VOSNS, RSP, RSN, ILIM, MODE, VSEL and FSEL) far away from any high voltage switch node (itself and others), such as SW and BOOT to avoid noise coupling. In addition, place MODE, VSEL and FSEL programming resistors near the device pins.
- The RSP and RSN pins operate as inputs to a differential remote sense amplifier that operates with very high
 impedance. It is essential to route the RSP and RSN pins as a pair of diff-traces in Kelvin-sense fashion.
 Route them directly to either the load sense points (+ and –) or the output bulk capacitors. The internal circuit
 uses the VOSNS pin for on-time adjustment. It is critical to tie the VOSNS pin directly tied to VOUT (load
 sense point) for accurate output voltage result.
- Pins 6, 7, and 26 are not connected in the 25-A TPS548B22, while pins 6 and 7 connect to SW and pin 26 connects to PVIN in the 40-A TPS548D22.



10.2 Layout Example




Figure 27. EVM Top View




Figure 28. EVM Top Layer




Figure 29. EVM Inner Layer 1





Figure 30. EVM Inner Layer 2



Layout Example (continued)






Figure 33. EVM Bottom Layer




Figure 32. EVM Inner Layer 4




Figure 34. EVM Bottom Symbols



Layout Example (continued)

10.2.1 Mounting and Thermal Profile Recommendation

Proper mounting technique adequately covers the exposed thermal tab with solder. Excessive heat during the reflow process can affect electrical performance. Figure 35 shows the recommended reflow oven thermal profile. Proper post-assembly cleaning is also critical to device performance. See TI Application Report *QFN/SON PCB Attachment* for more information.




Figure 35. Recommended Reflow Oven Thermal Profile

Table 9. Recommended Thermal Profile Parameters

	PARAMETER	MIN	TYP	MAX	UNIT	
RAMP UP ANI	D RAMP DOWN			•		
r _{RAMP(up)}	Average ramp-up rate, T _{S(max)} to T _P			3	°C/s	
r _{RAMP(down)}	Average ramp-down rate, T _P to T _{S(max)}					
PRE-HEAT						
T _S	Pre-heat temperature	150		200	°C	
t _S	Pre-heat time, T _{S(min)} to T _{S(max)}	60 180			s	
REFLOW						
T _L	Liquidus temperature		217		°C	
T _P	Peak temperature			260	°C	
tL	Time maintained above liquidus temperature, T _L	60		150	s	
t _P	Time maintained within 5 °C of peak temperature, T _P	20	20 40			
t _{25P}	Total time from 25 °C to peak temperature, T _P		480			



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

TI User Guide TPS548B22EVM-847, 25-A Single Synchronous Step-Down Converter

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

D-CAP3, NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS548B22RVFR	ACTIVE	LQFN-CLIP	RVF	40	2500	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	548B22A1	Samples
TPS548B22RVFT	ACTIVE	LQFN-CLIP	RVF	40	250	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	548B22A1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211383/D








NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Reference JEDEC registration MO-220.





NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)