



## 3.3-V DUAL PLL MULTICLOCK GENERATOR

### **FEATURES**

- 27-MHz Master Clock Input
- Generated Audio System Clock:
  - SCKO0: 768  $f_S$  ( $f_S = 44.1 \text{ kHz}$ )
  - SCKO1:  $384 \, f_S$ ,  $768 \, f_S \, (f_S = 44.1 \, \text{kHz})$
  - SCKO2: 256 f<sub>S</sub> (f<sub>S</sub> = 32, 44.1, 48, 64, 88.2, 96 kHz)
  - SCKO3:  $384 f_S (f_S = 32, 44.1, 48, 64, 88.2, 96 kHz)$
- Zero PPM Error Output Clocks
- Low Clock Jitter: 50 ps (Typical)
- Multiple Sampling Frequencies:
   f<sub>S</sub> = 32, 44.1, 48, 64, 88.2, 96 kHz
- 3.3-V Single Power Supply
- PLL1705: Parallel Control PLL1706: Serial Control
- Package: 20-Pin SSOP (150 mil), Lead-Free Product


### **APPLICATIONS**

- DVD Players
- DVD Add-On Cards for Multimedia PCs
- Digital HDTV Systems
- Set-Top Boxes

## **DESCRIPTION**

The PLL1705<sup>†</sup> and PLL1706<sup>†</sup> are low cost, phase-locked loop (PLL) multiclock generators. The PLL1705 and PLL1706 can generate four system clocks from a 27-MHz reference input frequency. The clock outputs of the PLL1705 can be controlled by sampling frequency-control pins and those of the PLL1706 can be controlled through serial-mode control pins. The device gives customers both cost and space savings by eliminating external components and enables customers to achieve the very low-jitter performance needed for high performance audio DACs and/or ADCs. The PLL1705 and PLL1706 are ideal for MPEG-2 applications which use a 27-MHz master clock such as DVD players, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes.

#### FUNCTIONAL BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†The PLL1705 and PLL1706 use the same die and they are electrically identical except for mode control.

#### SLES046A - AUGUST 2002 - REVISED SEPTEMBER 2002





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	
DI 1 4705 DDO	470FDDQ	0 0000 00 00000 00000	00000	0500 +- 0500	DI 1 4705	PLL1705DBQ	Tube
PLL1705DBQ	SSOP 20	20DBQ –25°C to 85°C PLL	–25°C to 85°C PLL1705		PLL1705DBQR	Tape and reel	
DI I 4700DDO	0000.00	00000	0500 1- 0500	DI 1 4700	PLL1706DBQ	Tube	
PLL1706DBQ	SSOP 20	20DBQ	−25°C to 85°C	PLL1706	PLL1706DBQR	Tape and reel	

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

	PLL1705 AND PLL1706
Supply voltage: V <sub>CC</sub> , V <sub>DD</sub> 1–3	4 V
Supply voltage differences: V <sub>CC</sub> , V <sub>DD</sub> 1–3	±0.1 V
Ground voltage differences: AGND, DGND1-3	±0.1 V
Digital input voltage: FS1 (MD), FS2 (MC), SR (ML), CSEL	– 0.3 V to (V <sub>DD</sub> + 0.3) V
Analog input voltage, XT1, XT2	- 0.3 V to (V <sub>CC</sub> + 0.3) V
Input current (any pins except supplies)	±10 mA
Ambient temperature under bias	–40°C to 125°C
Storage temperature	−55°C to 150°C
Junction temperature	150°C
Lead temperature (soldering)	260°C, 5 s
Package temperature (IR reflow, peak)	260°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PLL1705 PLL1706

#### **ELECTRICAL CHARACTERISTICS**

all specifications at T<sub>A</sub> = 25°C, V<sub>DD</sub>1–V<sub>DD</sub>3 (= V<sub>DD</sub>) = V<sub>CC</sub> = 3.3 V, f<sub>M</sub> = 27 MHz, crystal oscillation, f<sub>S</sub> = 48 kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL I	NPUT/OUTPUT	<u> </u>	•			
	Logic input		CMOS compati	ble		
V <sub>IH</sub> (1)			0.7V <sub>DD</sub>		3.6	
V <sub>IL</sub> (1)	Input logic level				0.3 V <sub>DD</sub>	Vdc
I <sub>IH</sub> (1)	Land India assessed	$V_{IN} = V_{DD}$		65	100	^
I <sub>IL</sub> (1)	Input logic current	V <sub>IN</sub> = 0 V			±10	μΑ
	Logic output		CMOS			
VOH (2)	Outside six land	I <sub>OH</sub> = -4 mA	V <sub>DD</sub> – 0.4 V			Vdc
V <sub>OL</sub> (2)	Output logic level	I <sub>OL</sub> = 4 mA			0.4	Vdc
	O l'a m (m- mara a m	Standard f <sub>S</sub>	32	44.1	48	1.11-
	Sampling frequency	Double f <sub>S</sub>	64	88.2	96	kHz
MASTER	CLOCK (MCKO1, 2) CHARACTERIS	STICS ( $f_M = 27 \text{ MHz}, C_1 = C_2 = 15 \text{ pF}, C_1 = C_2 = 15 \text{ pF}, C_2 = 15 \text{ pF}, C_3 = 15 \text{ pF}, C_4 = 15 \text{ pF}, C_5 = 15 \text{ pF}, C$	= 20 pF on measure	ement pin)		
	Master clock frequency		26.73	27	27.27	MHz
VIH	1 (3)		0.7 V <sub>CC</sub>			.,
VIL	Input level(3)				0.3 V <sub>C</sub> C	V
lιΗ		V <sub>IN</sub> = V <sub>CC</sub>			±10	
IIL	Input current(3)	V <sub>IN</sub> = 0 V			±10	μΑ
	Output voltage (4)			3.5		Vp-p
	Output rise time	20% to 80% of V <sub>DD</sub>		2.0		ns
	Output fall time	80% to 20% of V <sub>DD</sub>		2.0		ns
	Dutamala	For crystal oscillation	45%	48%	55%	
	Duty cycle	For external clock		50%		
	Clock jitter <sup>(5)</sup>			50		ps
	Power-up time (6)			0.5	1.5	ms
PLL AC C	HARACTERISTICS (SCKO0-3) (f <sub>N</sub>	1 = 27 MHz, C <sub>L</sub> = 20 pF on measurement pi	n)			
SCKO0		Fixed		33.8688		
SCKO1	7	Selectable for 44.1 kHz	16.9344		33.8688	
SCKO2	Output system clock frequency	256 fs	8.192	12.288	24.576	MHz
SCKO3		384 f <sub>S</sub>	12.288	18.432	36.864	
	Output rise time	20% to 80% of V <sub>DD</sub>		2.0		ns
	Output fall time	80% to 20% of V <sub>DD</sub>		2.0		ns
	Output duty cycle		45	50	55	%
	Output clock jitter (5)			50	100	ps
		PLL1705, to stated output frequency		50	150	ns
	Frequency Settling Time(7)	PLL1706, to stated output frequency		80	200	ns
	Power-up time (8)	To stated output frequency		3	6	ms

<sup>(1)</sup> Pins 5, 6, 7, 12: FS1/MD, FS2/MC, SR/ML, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)

<sup>(2)</sup> Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO1, SCKO0

<sup>(3)</sup> Pin 10: XT1

<sup>(4)</sup> Pin 11: XT2

<sup>(5)</sup> Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.

<sup>(6)</sup> The delay time from power on to oscillation

<sup>(7)</sup> The settling time when the sampling frequency is changed

<sup>(8)</sup> The delay time from power on to lockup

<sup>(9)</sup> f<sub>M</sub> = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling frequency selection and load condition.

<sup>(10)</sup> While all bits of CE[6:1] are 0, the PLL1706 goes into power-down mode.



## **ELECTRICAL CHARACTERISTICS(continued)**

all specifications at T<sub>A</sub> = 25°C, V<sub>DD</sub>1–V<sub>DD</sub>3 (= V<sub>DD</sub>) = V<sub>CC</sub> = 3.3 V, f<sub>M</sub> = 27 MHz, crystal oscillation, f<sub>S</sub> = 48 kHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY REQUIREMENTS					
VCC, VDD	Supply voltage range		2.7	3.3	3.6	Vdc
lan i loo	Supply current (9)	$V_{DD} = V_{CC} = 3.3 \text{ V, fs} = 48 \text{ kHz}$		19	25	mA
IDD + ICC Supply current (9)	Supply current (*)	Power down(10)		320	500	μΑ
	Power dissipation	$V_{DD} = V_{CC} = 3.3 \text{ V, fs} = 48 \text{ kHz}$		63	90	mW
TEMPERAT	TEMPERATURE RANGE					
	Operating temperature		-25		85	°C
θЈΑ	Thermal resistance	PLL1705/6DBQ: 20-pin SSOP (150 mil)		150		°C/W

- (1) Pins 5, 6, 7, 12: FS1/MD, FS2/MC, SR/ML, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)
- (2) Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO1, SCKO0
- (3) Pin 10: XT1
- (4) Pin 11: XT2
- (5) Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.
- (6) The delay time from power on to oscillation
- (7) The settling time when the sampling frequency is changed
- (8) The delay time from power on to lockup
- (9) f<sub>M</sub> = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling frequency selection and load condition.
- (10) While all bits of CE[6:1] are 0, the PLL1706 goes into power-down mode.

#### PIN ASSIGNMENTS

PLL1705 (TOP VIEW)			PLL1706 (TOP VIEW)	
V <sub>DD</sub> 1	20	V <sub>DD</sub> 1	1 O       20         2       19         3       18         4       17         5       16         6       15         7       14         8       13         9       12         10       11	V <sub>DD</sub> 3 SCK00 SCK01 SCK01 DGND3 DGND2 MCK02 MCK01 V <sub>DD</sub> 2 CSEL XT2



# PLL1706


## **Terminal Functions**

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
AGND	9	-	Analog ground
CSEL	12	IN	SCKO1 frequency selection control <sup>(1)</sup>
DGND1	4	_	Digital ground 1
DGND2	16	_	Digital ground 2
DGND3	17	_	Digital ground 3
FS1(MD)	5	IN	Sampling frequency group control in PLL1705, data input for serial control in PLL1706 <sup>(1)</sup>
FS2(MC)	6	IN	Sampling frequency group control in PLL1705, bit clock input for serial control in PLL1706 <sup>(1)</sup>
MCKO1	14	OUT	27-MHz master clock output 1
MCKO2	15	OUT	27-MHz master clock output 2
SCKO0	19	OUT	System clock output 0 (33.8688 MHz fixed)
SCKO1	18	OUT	System clock output 1 (selectable for 44.1 kHz)
SCKO2	2	OUT	System clock output 2 (256 fg)
SCKO3	3	OUT	System clock output 3 (384 fg)
SR(ML)	7	IN	Sampling rate control in PLL1705, load strobe input for serial control in PLL1706 <sup>(1)</sup>
VCC	8	-	Analog power supply, 3.3 V
V <sub>DD</sub> 1	1	-	Digital power supply 1, 3.3 V
V <sub>DD</sub> 2	13	_	Digital power supply 2, 3.3 V
V <sub>DD</sub> 3	20	-	Digital power supply 3, 3.3 V
XT1	10	IN	27-MHz crystal oscillator, or external clock input
XT2	11	OUT	27-MHz crystal oscillator, must be OPEN for external clock input mode

<sup>(1)</sup> Schmitt-trigger input with internal pulldown.




## TYPICAL PERFORMANCE CURVES



NOTE: All specifications at T<sub>A</sub> = 25°C, V<sub>DD</sub>1–3 (= V<sub>DD</sub>) = V<sub>CC</sub> = +3.3 V, f<sub>M</sub> = 27 MHz, crystal oscillation, C<sub>1</sub>, C<sub>2</sub> = 15 pF, default frequency (33.8688 MHz for SCKO0, 33.8688 MHz for SCKO1, 256 f<sub>S</sub> and 384 f<sub>S</sub> of 48 kHz for SCKO2 and SCKO3), C<sub>L</sub> = 20 pF on measurement pin, unless otherwise noted.





NOTE: All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD}1-3$  (=  $V_{DD}$ ) =  $V_{CC} = +3.3$  V,  $f_M = 27$  MHz, crystal oscillation,  $C_1$ ,  $C_2 = 15$  pF, default frequency (33.8688 MHz for SCKO0, 33.8688 MHz for SCKO1, 256 fs and 384 fs of 48 kHz for SCKO2 and SCKO3),  $C_L = 20$  pF on measurement pin, unless otherwise noted.



### THEORY OF OPERATION

## MASTER CLOCK AND SYSTEM CLOCK OUTPUT

The PLL1705/6 consists of a dual PLL clock and master clock generator which generates four system clocks and two buffered 27-MHz clocks from a 27-MHz master clock. Figure 7 shows the block diagram of the PLL1705/6. The PLL is designed to accept a 27-MHz master clock.




Figure 7. Block Diagram



The master clock can be either a crystal oscillator placed between XT1 (pin 10) and XT2 (pin 11), or an external input to XT1. If an external master clock is used, XT2 must be open. Figure 8 illustrates possible system clock connection options, and Figure 9 illustrates the 27-MHz master clock timing requirement.





Figure 8. Master Clock Generator Connection Diagram



DESCRIPTION	SYMBOL	MIN	MAX	UNIT
Master clock pulse duration HIGH	t <sub>XT1H</sub>	10		ns
Master clock pulse duration LOW	t <sub>XT1L</sub>	10		ns

Figure 9. External Master Clock Timing Requirement

The PLL1705/6 provides a very low-jitter, high-accuracy clock. SCKO0 outputs a fixed 33.8688-MHz clock, SCKO1 outputs 384  $f_S$  or 768  $f_S$  ( $f_S$  = 44.1 kHz) which is selected by CSEL (pin 12) for a CD-DA DSP. The output frequency of the remaining clocks is determined by the sampling frequency ( $f_S$ ) under hardware or software control. SCKO2 and SCKO3 output 256- $f_S$  and 384- $f_S$  system clocks, respectively. Table 2 shows each sampling frequency, which can be programmed. The system clock output frequencies for programmed sampling frequencies are shown in Table 3.

Table 1. Generated System Clock SCKO1 Frequency

CSEL	SCKO1 FREQUENCY
LOW	33.8688 MHz
HIGH	16.9344 MHz

**Table 2. Sampling Frequencies** 

SAMPLING RATE	SAMPLIN	IG FREQUEN	ICY (kHz)
Standard sampling frequencies	32	44.1	48
Double sampling frequencies	64	88.2	96



Table 3. Sampling Frequencies and System Clock Output Frequencies

SAMPLING FREQUENCY (kHz)	SAMPLING RATE	SCKO2 (MHZ)	SCKO3 (MHZ)
32	Standard	8.192	12.288
44.1	Standard	11.2896	16.9344
48	Standard	12.288	18.432
64	Double	16.384	24.576
88.2	Double	22.5792	33.8688
96	Double	24.576	36.864

Response time from power on (or applying the clock to XT1) to SCKO settling time is typically 3 ms. Delay time from sampling frequency change to SCKO settling is 200 ns maximum. This clock transient timing is not synchronized with the SCKOx signals. Figure 10 illustrates SCKO transient timing in the PLL1706. External buffers are recommended on all output clocks in order to avoid degrading the jitter performance of the PLL1705/6.




Figure 10. System Clock Transient Timing

#### **POWER-ON RESET**

The PLL1705/6 has an internal power-on reset circuit. The mode register of PLL1706 is initialized with default settings by power-on reset. Throughout the reset period, all clock outputs are enabled with the default settings after power up time. Initialization by internal power-on reset is done automatically during 1024 master clocks at  $V_{DD} > 2.0 \text{ V}$  (TYP). Power-on reset timing is shown in Figure 11.




Figure 11. Power-On Reset Timing



### **FUNCTION CONTROL**

The built-in functions of the PLL1705 can be controlled in the parallel mode (hardware mode), which uses SR (pin 7), FS1 (pin 5) and FS2 (pin 6). The PLL1706 can be controlled in the serial mode (software mode), which uses a three-wire interface by ML (pin 7), MC (pin 6), and MD (pin 5). The selectable functions are shown in Table 4.

**Table 4. Selectable Functions** 

SELECTABLE FUNCTION	PARALLEL MODE	SERIAL MODE
Sampling frequency select (32 kHz, 44.1 kHz, 48 kHz)	Yes	Yes
Sampling rate select (standard/double)	Yes	Yes
Each clock output enable/disable	No	Yes
Power down	No	Yes

## PLL1705 (Parallel Mode)

In the parallel mode, the following functions can be selected:

#### Sampling Frequency Group Select

The sampling frequency group can be selected by FS1 (pin 5) and FS2 (pin 6).

FS2 (PIN 6)	FS1 (PIN 5)	SAMPLING FREQUENCY
LOW	LOW	48 kHz
LOW	HIGH	44.1 kHz
HIGH	LOW	32 kHz
HIGH	HIGH	Reserved

### **Sampling Rate Select**

The sampling rate can be selected by SR (pin 7)

SR (PIN 7)	SAMPLING RATE
LOW	Standard
HIGH	Double

## PLL1706 (Serial Mode)

The built-in functions of the PLL1706 are shown in Table 5. These functions are controlled using the ML, MC, and MD serial control signals.

**Table 5. Selectable Functions** 

SELECTABLE FUNCTION	DEFAULT
Sampling frequency select (32 kHz, 44.1 kHz, 48 kHz)	48-kHz group
Sampling rate select (standard/double)	Standard
Each clock output enable/disable	Enabled
Power down	Disabled

## **Program-Register Bit Mapping**

The built-in functions of the PLL1706 are controlled through a 16-bit program register. This register is loaded using MD, MC and ML. After the 16 data bits are clocked in using the rising edge of MC, ML is used to latch the data into the register. Table 6 shows the bit mapping of the register. The serial mode control format and control data input timing are shown in Figure 12 and Figure 13, respectively.





Figure 12. Serial Mode Control Format



DESCRIPTION	SYMBOL	MIN	TYP	MAX	UNIT
MC pulse cycle time	tMCY	100			ns
MC pulse duration LOW	tMCL	40			ns
MC pulse duration HIGH	tMCH	40			ns
MD hold time	<sup>t</sup> MDH	40			ns
MD setup time	t <sub>MDS</sub>	40			ns
ML low-level time	t <sub>MLL</sub>	16			MC clocks <sup>(1)</sup>
ML high-level time	<sup>t</sup> MHH	200			ns
ML hold time(2)	<sup>t</sup> MLH	40			ns
ML setup time <sup>(3)</sup>	t <sub>MLS</sub>	40			ns

<sup>(1)</sup> MC clocks: MC clock period

Figure 13. Control Data Input Timing

<sup>(2)</sup> MC rising edge for LSB to ML rising edge

<sup>(3)</sup> ML rising edge to the next MC rising edge. If the MC clock is stopped after the LSB, any ML rise time is accepted.



### **Mode Register**

			D12													
0	1	1	1	0	0	CE6	CE5	CE4	CE3	CE2	CE1	RSV	SR	FS2	FS1	1

**Table 6. Register Mapping** 

REGISTER	BIT NAME	DESCRIPTION
	CE6	MCKO2 output enable/disable
	CE5	MCKO1 output enable/disable
	CE4	SCKO1 output enable/disable
	CE3	SCKO3 output enable/disable
Mode control	CE2	SCKO2 output enable/disable
	CE1	SCKO0 output enable/disable
	RSV	Reserved, must be 0
	SR	Sampling rate select
	FS[2:1]	Sampling frequency select

FS[2:1]: Sampling Frequency Group Select

FS2	FS1	SAMPLING FREQUENCY	DEFAULT
0	0	48 kHz	0
0	1	44.1 kHz	
1	0	32 kHz	
1	1	Reserved	

## SR: Sampling Rate Select

SR	SAMPLING RATE	DEFAULT
0	Standard	0
1	Double	

CE [6:1]: Clock Output Control

CE1-CE6	CLOCK OUTPUT CONTROL	DEFAULT
0	Clock output disable	
1	Clock output enable	0

While all the bits of CE [6:1] are 0, the PLL1706 goes into the power-down mode, all dynamic operation including PLLs and the oscillator halt, but serial mode control is enabled for resumption.


## **CONNECTION DIAGRAM**

Figure 14 shows the typical connection circuit for the PLL1705. There are four grounds for digital and analog power supplies. However, the use of one common ground connection is recommended to avoid latch-up or other power-supply-related troubles. Power supplies should be bypassed as close as possible to the device.

#### **MPEG-2 APPLICATIONS**

Typical applications for the PLL1705/6 are MPEG-2 based systems such as DVD players, DVD add-on cards for multimedia PCs, digital HDTV systems, and set-top boxes. The PLL1705/6 provides audio system clocks for a CD-DA DSP, DVD DSP, Karaoke DSP, and DAC(s) from a 27-MHz video clock.






- (1) 0.1-µF ceramic capacitor typical, depending on quality of power supply and pattern layout
- (2) 10-μF aluminum electrolytic capacitor typical, depending on quality of power supply and pattern layout
- (3) 27-MHz quartz crystal and 10–33 pF × 2 ceramic capacitors, which generate the appropriate amplitude of oscillation on XT1/XT2
- (4) This connection is for PLL1705 (parallel mode); when PLL1706 (serial mode) is to be used, control pins must be connected to serial interfaced controller.
- (5) For good jitter performance, minimize the load capacitance on the clock output.

Figure 14. Typical Connection Diagram

PLL1705 PLL1706

## **BLOCK DIAGRAM OF MPEG-2 BASED SYSTEM APPLICATION**






## **MECHANICAL DATA**

## DBQ (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MO-137.

## PACKAGE OPTION ADDENDUM



10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PLL1705DBQ	ACTIVE	SSOP	DBQ	20	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1705 TC	Samples
PLL1705DBQR	ACTIVE	SSOP	DBQ	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1705 TC	Samples
PLL1706DBQ	ACTIVE	SSOP	DBQ	20	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1706 TC	Samples
PLL1706DBQR	ACTIVE	SSOP	DBQ	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PLL1706 TC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

## PACKAGE OPTION ADDENDUM



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PLL1705DBQR	SSOP	DBQ	20	2000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
PLL1706DBQR	SSOP	DBQ	20	2000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 3-Jun-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PLL1705DBQR	SSOP	DBQ	20	2000	356.0	356.0	35.0
PLL1706DBQR	SSOP	DBQ	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PLL1705DBQ	DBQ	SSOP	20	50	506.6	8	3940	4.32
PLL1706DBQ	DBQ	SSOP	20	50	506.6	8	3940	4.32

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)