







TPSM5D1806E SLUSEP8 – JANUARY 2022

# TPSM5D1806E 4.5-V to 15-V Input, Dual 6-A / Single 12-A Output Power Module with -55°C to +125°C Range

#### 1 Features

- · Independent dual 6-A outputs
- Parallel single 12-A output
- Output voltage range: 0.5 V to 5.5 V
- 0.5-V, ±1.25% voltage reference accuracy over temperature range
- Frequency synchronization with phase delay
- Independent enable and power good for each output
- Start-up into pre-biased output
- · UV and OV power good
- Selectable switching frequency options: 500 kHz. 1.0 MHz. 1.5 MHz. and 2.0 MHz
- Meets EN55011 radiated EMI limits
- Operating junction range: –55°C to +125°C
- Operating ambient range: –55°C to +105°C
- 8-mm × 5.5-mm × 1.8-mm standard QFN package
- Create a custom design using the TPSM5D1806E with the WEBENCH® Power Designer

#### 2 Applications

- · Supports aerospace and defense
- Medical imaging
- Ruggedized communications
- Avionics and aircraft control

# Value Volume PG1 VOUT1 PG1 VOUT1 Reget VOUT1 PGND FB1 Reget VOUT2 PGND FB2/CLKO PGND FB2/CLKO PGND FB2/Vshare VOUT2 Reget VOUT2

**Dual Output Simplified Schematic** 

#### 3 Description

The TPSM5D1806E dual 6-A output power module is a highly integrated and flexible DC-DC power supply packaged in a compact 8-mm × 5.5-mm × 1.8-mm QFN package. The input voltage range of 4.5 V to 15 V allows conversion from a wide intermediate bus as well as standard 5-V and 12-V rails. The two 6-A outputs can be configured independently for two separate power rails or combined for a single 2-phase, 12-A output.


The low-profile, 51-pin QFN package with optimal package layout enhances thermal performance. The enhanced temperature performance of –55°C enables aerospace applications in environments such as outside cabin-mounted modules or flight control units. The package footprint has all signal pins accessible from the perimeter and large thermal pads beneath the device for simple layout and easy handling in manufacturing.

The integrated power design eliminates the loop compensation and magnetics part selection from the design process. The device offers independent enable control and power-good signal for each output. Switching frequency and phase offsetting can be configured using pin-strapping. The device also offers overcurrent and thermal shutdown protection.

#### **Device Information**

DEVICE NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPSM5D1806E	QFN	8 mm × 5.5 mm × 1.8 mm

 For all available packages, see the orderable addendum at the end of the data sheet.





#### **Table of Contents**

1 Features	1	7.4 Device Functional Modes	20
2 Applications	1	8 Application and Implementation	.21
3 Description	1	8.1 Application Information	. 21
4 Revision History	<mark>2</mark>	8.2 Typical Application (Dual Outputs)	
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	26
6 Specifications	<u>5</u>	10 Layout	27
6.1 Absolute Maximum Ratings	<u>5</u>	10.1 Layout Guidelines	
6.2 ESD Ratings	5	10.2 Layout Examples	. 27
6.3 Recommended Operating Conditions	<mark>5</mark>	11 Device and Documentation Support	30
6.4 Thermal Information	6	11.1 Device Support	30
6.5 Electrical Characteristics	<mark>6</mark>	11.2 Receiving Notification of Documentation Updates.	. 30
6.6 Typical Characteristics (V <sub>IN</sub> = 12 V)	8	11.3 Support Resources	. 30
6.7 Typical Characteristics (V <sub>IN</sub> = 5 V)		11.4 Trademarks	. 30
7 Detailed Description	12	11.5 Electrostatic Discharge Caution	. 30
7.1 Overview	12	11.6 Glossary	. 30
7.2 Functional Block Diagram	12	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	. 31

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

i	, , , , , , , , , , , , , , , , , , , ,	
DATE	REVISION	NOTES
January 2022	*	Initial release



#### **5 Pin Configuration and Functions**




Figure 5-1. 51-Pin RDB QFN Package (Top View)

Table 5-1. Pin Functions

Pin		Type <sup>(1)</sup>	Description
Name	No.		Description
AGND	42, 43	G	Analog ground for the internal analog control circuit. Connect to PGND at one single point, away from noisy circuitry.
		0	Output of the internal 5-V regulator. Bypass this pin with a minimum of 1.5 µF of effective capacitance to AGND. Can be used as a pullup voltage for PGOOD signals.
DNC	7, 8, 31, 32	_	Do not connect. Do not connect these pins to AGND, PGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
EN1	1	I	Channel 1 enable input. Float or pull high to enable. Can also be used to externally adjust EN UVLO by connecting a resistor divider between VIN and AGND.
EN2/ISHARE	46	I/O	Multi-function pin Dual output configuration: Channel 2 enable input. Float or pull high to enable. Can also be used to externally adjust EN UVLO by connecting resistor divider between VIN and AGND. Parallel output configuration: Current balance node of the internal regulators. Leave this pin open.
FB1	40	I	Channel 1 feedback input. Connect to the output voltage of channel 1 with a resistor divider.



#### **Table 5-1. Pin Functions (continued)**

Pin		<b>-</b> (1)			
Name No.		Type <sup>(1)</sup>	Description		
FB2/VSHARE	45	I/O	Multi-function pin Dual output configuration: Channel 2 Feedback input. Connect to the output voltage of channel 2 with a resistor divider. Parallel output configuration: The COMP voltage of the internal regulators. Leave this pin open.		
MODE1 37 I programs		I	Mode setting pin. Programs channel configuration as either dual or parallel outputs and programs channel interleaving using a resistor between the MODE1 pin and AGND. A 10-k $\Omega$ resistor is required between the MODE1 pin and MODE2 pin.		
MODE2 38 Mode setting pin. Select from four pre-set switching frequencies using a resistor		Mode setting pin. Select from four pre-set switching frequencies using a resistor between the MODE2 pin and AGND. A 10-kΩ resistor is required between MODE1 pin and MODE2 pin.			
PGND	10–12, 27– 29, 47–51	G	Power ground of the device. This is the return current path for the power stage of the device. Connect these pins to the bypass capacitors associated with VIN and VOUT. Connect pads 47, 48, 49, 50, and 51 to the PCB ground planes using multiple vias for optimal thermal performance. All pins must be connected together externally with a copper plane or pour directly under the device.		
		Channel 1 power-good indicator output. This pin is an open-drain output, which asserts low during any fault condition. When used, a pullup resistor to BP5 or other external supply is required. Leave this pin open if unused.			
PGOOD2/CLKO	2	0	Multi-function pin Dual output configuration: Channel 2 power-good indicator output. This pin is an open-drain output, which asserts low during any fault condition. When used, a pullup resistor to BP5 or another external supply is required. Leave this pin open if unused.  Parallel output configuration: 180° clock output. Leave this pin open if unused.		
RS-	41	G	For parallel output applications, this pin functions as remote sense negative input to the differential amplifier. Connect this pin to the point of ground regulation using a kelvin trace. For dual output configurations, this pin must be tied to AGND.		
SS	39	I	External soft start when configured for parallel output operation. Place a capacitor from SS to AGND to set output voltage rise time. For independent dual channel configurations, leave this pin open.		
SW1	30	0	Channel 1 power stage switch node. Can be used to monitor the switch node.		
SW2	9	0	Channel 2 power stage switch node. Can be used to monitor the switch node.		
SYNC	36	I	This pin synchronizes to external clock or the CLKO pin of another device.		
		Power conversion input pins. Pins 4, 5, and 6 are not internally connected to pins 33, 34, and 35. Connection must be made using the PCB VIN plane. Bypass VIN pins with ceramic capacitance to PGND, close to the device.			
VOUT1	20–26	0	Channel 1 output voltage. These pins are connected to the internal output inductor. Connect to the output load. Place external bypass capacitors between these pins and PGND.		
VOUT2	13–19	0	Channel 2 output voltage. These pins are connected to the internal output inductor. Connect to the output load. Place external bypass capacitors between these pins and PGND.		

(1) G = Ground, I = Input, O = Output



#### **6 Specifications**

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN	-0.3	16	
Input voltage	BP5, EN1, EN2/ISHARE, FB1, FB2/VSHARE, MODE1, MODE2, PGOOD1, PGOOD2/CLKO, SS, SYNC	-0.3	6	V
	RS-, PGND to AGND	-0.3	0.3	
	VOUT1, VOUT2	-0.3	6	
Output voltage	SW1, SW2	-0.3	16	V
	SW1, SW2 transient (10ns)	-3	18	
T <sub>J</sub>	Operating IC junction temperature	-55	125	°C
T <sub>stg</sub>	Storage temperature	<b>–</b> 55	125	°C
	Peak reflow case temperature		260	°C
	Maximum number or reflows allowed		3	
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		500	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000 Hz		20	G

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2500	\/
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	4.5 <sup>(2)</sup>	15	V
V <sub>OUT</sub>	Output voltage	0.5	5.5	V
I <sub>OUT</sub>	Output current per channel, continuous		6	Α
V <sub>EN</sub>	EN voltage	0	5.5	V
V <sub>PGOOD</sub>	PGOOD pull-up voltage		5.5	V
T <sub>A</sub>	Operating ambient temperature	<b>–</b> 55	125	°C

<sup>(1)</sup> Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see the *Electrical Characteristics* table.

<sup>(2)</sup> See the Minimum Input Voltage section for the recommended minimum input voltage at higher output voltages.



#### 6.4 Thermal Information

		TPSM5D1806	
	THERMAL METRIC(1)	RDB (QFN)	UNIT
		51 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	13.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter (3)	1.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter (4)	9.4	°C/W
T <sub>SHDN</sub>	Thermal Shutdown Temperature	165	°C
T <sub>SHDN</sub>	Thermal Shutdown Hysteresis	20	°C

- (1) For more information about thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-ambient thermal resistance, R<sub>θ,JA</sub>, applies to devices soldered directly to a 100 mm × 100 mm, 6-layer PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces R<sub>θ,JA</sub>.
- (3) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> × Pdis + T<sub>T</sub>; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature,  $T_{J}$ , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7).  $T_{J} = \psi_{JB} \times Pdis + T_{B}$ ; where Pdis is the power dissipated in the device and  $T_{B}$  is the temperature of the board 1 mm from the device.

#### 6.5 Electrical Characteristics

Limits apply over  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{\text{IN}} = 12 \text{ V}$  (unless otherwise noted); Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTA	AGE (VIN)					
V <sub>IN</sub>	Operating input voltage range		4.5 <sup>(1)</sup>		15	V
UVLO	V <sub>IN</sub> turn on	V <sub>IN</sub> increasing	3.5	3.7	3.9	V
UVLO	Hysteresis			200		mV
IQ	Quiescent current	Non-switching, V <sub>FB1</sub> , V <sub>FB2</sub> > 0.5 V, T <sub>A</sub> = 25°C, EN1 = EN2 = 5 V		4		mA
I <sub>SHDN</sub>	Shutdown supply current	T <sub>A</sub> = 25°C, EN1 = EN2 = 0 V		270		μA
INTERNAL LI	OO (BP5)					
BP5	Regulation voltage	6 V ≤ V <sub>IN</sub> ≤ 15 V, I <sub>LOAD</sub> = 70 mA	4.8	5.0	5.2	V
FEEDBACK						
	Feedback voltage	T <sub>J</sub> = 25°C		0.5		V
V V	Temperature accuracy	T <sub>J</sub> = -55°C to 125°C	-1.25%		+1.25%	
$V_{(FB1)}, V_{(FB2)}$	Load regulation	T <sub>A</sub> = +25°C, over I <sub>OUT</sub> range		0.2%		
	Line regulation	T <sub>A</sub> = +25°C, I <sub>OUT</sub> = 0 A, over V <sub>IN</sub> range		0.1%		
OUTPUT CU	RRENT					
	Output current	Per channel	0		6 <sup>(2)</sup>	Α
l <sub>out</sub>	Overcurrent threshold source current	DC current		6.6		Α
	Overcurrent threshold sink current	DC current		-2.8		Α
	0.4-4	I <sub>OUT</sub> ≥ 3 A per channel		15%		
I <sub>SH(acc)</sub>	Output current sharing accuracy	I <sub>OUT</sub> < 3 A per channel		1		Α
	OCP hiccup wait time	Wait time to attempt re-start		7		ms
	OCP hiccup entry time	Cycles before hiccup		16		cycles



#### **6.5 Electrical Characteristics (continued)**

Limits apply over  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{\text{IN}} = 12 \text{ V}$  (unless otherwise noted); Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.


Ses   Soft-start charge current   Tes   Soft ms, Ces   Co. 3 μF   Co. 3 μA		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Solit	SOFT STAF	RT					
Ress         Soft-start discharge resistance         600         Ω           ENABLE (EN)           V <sub>FN</sub> Enable threshold voltage         EN rising         1         1         1         V           Hysteresis on Enable         Inflating         1         1         1         V           Enable bullop current         EN floating         1         1         V           Enable to start switching time         VIN ≥ 4.5 V. toggle EN         0.3         ms           SWITCH NODE (SW)         SWI, SW2 Discharge FET         32         Ω         Ω           SWI, SW2 minimum on time         40         50         ns           SWIT, SW2 minimum off time         150         200         ns           SWITCHINOF FREQUENCY         450         500         550         kHz           Few2         MODE2 resistor = 10.7 kΩ         450         500         550         kHz           Few3         MODE2 resistor = 17.4 kΩ         900         1000         1100         kHz           SYNCHRONIZATION (SYNC)         VI(1900)         1800         200         200         kHz           VI(1900)         Lipha-level input         2         V         V         V	t <sub>SS</sub>	Default soft-start time	Time from switching to PGOOD high without C <sub>SS</sub>		1		ms
Page	I <sub>SS</sub>	Soft-start charge current	T <sub>SS</sub> ≤ 50 ms, C <sub>SS</sub> < 0.3 μF		2		μA
VEN         Enable threshold voltage         EN rising EN falling         1.2         1.3         V           Hysteresis on Enable         Enable pullup current         EN floating         1.4         1.4         V           Enable pullup current         EN floating         1.4         µA           Enable to start switching time         VIN ≥ 4.5 V, toggle EN         0.3         ms           SWITCH NODE (SW)           SWIT, SW2 Discharge FET         A         32         Ω         Ω           SW1, SW2 minimum on time         40         50         ns           SWITCHINDE REQUESTS           Fsw1         MODE2 resistor = 10.7 kΩ         450         500         550         kHz           Fsw2         MODE2 resistor = 17.4 kΩ         900         1000         1100         kHz           Fsw3         MODE2 resistor = 28.7 kΩ         1350         1500         1550         kHz           SYNCHRONZATION (SYNC)           Vel(sync)         High-level input         2         V         V           Vel(sync)         Low-level input         10         2.2         V           Vel(c)KOK)         High-level output         Io = 20 µA         2.2         V	Rss	Soft-start discharge resistance			600		Ω
VEN         Enable threshold voltage         EN falling         1         1.1         V           Hysteresis on Enable         Indicating         1         1.1         µA           Enable be ublup current         EN floating         0.3         my           Enable to start switching time         VIN ≥ 4.5 V, toggle EN         0.3         ms           SWITCH NODE (SW)           SWIT, SW2 Discharge FET         32         Ω         Ω           SW1, SW2 minimum on time         40         50         ns           SWITCHING FREQUENCY           Few1         MODE2 resistor = 10.7 kΩ         450         500         550         kHz           Fsw2         MODE2 resistor = 28.7 kΩ         1350         1500         1650         kHz           Fsw3         MODE2 resistor = 53.6 kΩ         1800         2000         2000         kHz           SYNCHRONIZATION (SYNC)           VulgSyNC)         High-level input         2         V         V           VulgSyNC)         High-level input         2         V         V           Vulgsync)         Ligh-level input         2         V         V           Vulgsync)         High-level output	ENABLE (E	in)					
VFN         Hysteresis on Enable         1         1.1         V           Enable pullup current         EN floating         1.14         μA           Enable to start switching time         VIN ≥ 4.5 V, toggle EN         0.3         ms           SW1, SW2 Discharge FET         SW1, SW2 bischarge FET         32         Ω           SW1, SW2 minimum on time         32         Ω         ns           SW1, SW2 minimum off time         32         Ω         ns           SW1, SW2 minimum off time         32         Ω         ns           SW1, SW2 minimum off time         40         50         ns           SW1, SW2 minimum off time         50         50         KB           Fsw1         MODE2 resistor = 10.7 kΩ         450         50         50         kB           Fsw2         MODE2 resistor = 17.4 kΩ         900         1000         1100         kHz           SYNCHRONIZATION (SYNC)         Value         1350         1500         1650         kHz           SYNCHRONIZATION (SYNC)         Value         191         2         V         V         V         V         V         V         V         V         V         V         V         V         V         V			EN rising		1.2	1.3	V
Enable pullup current   EN floating   1.4   μA   Enable to start switching time   VIN ≥ 4.5 V, toggle EN   0.3   ms   ms	$V_{EN}$	Enable threshold voltage	EN falling	1	1.1		V
Enable to start switching time		Hysteresis on Enable			100		mV
SW1, SW2 Discharge FET   32		Enable pullup current	EN floating		1.4		μA
SW1, SW2 Discharge FET   32		Enable to start switching time	VIN ≥ 4.5 V, toggle EN		0.3		ms
SW1, SW2 minimum on time   40 50 ns	SWITCH NO	DDE (SW)					
SW1, SW2 minimum off time   150   200   ns		SW1, SW2 Discharge FET			32		Ω
FSW1		SW1, SW2 minimum on time			40	50	ns
Fsw1   MODE2 resistor = 10.7 kΩ		SW1, SW2 minimum off time			150	200	ns
Fsw2   MODE2 resistor = 17.4 kΩ   900   1000   1100   kHz	SWITCHING	FREQUENCY					
Fsw3   MODE2 resistor = 28.7 kΩ   1350   1500   1650   kHz     Fsw4   MODE2 resistor = 53.6 kΩ   1800   2000   2200   kHz     SYNCHRONIZATION (SYNC)     Vill(SYNIC)   High-level input   2		Fsw1	MODE2 resistor = 10.7 kΩ	450	500	550	kHz
Fsw4   MODE2 resistor = 53.6 KΩ   1800   2000   2200   KHz		Fsw2	MODE2 resistor = 17.4 kΩ	900	1000	1100	kHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Fsw3	MODE2 resistor = 28.7 kΩ	1350	1500	1650	kHz
V <sub>H</sub> (SYNC)         High-level input         2         V           V <sub>L(sync)</sub> Low-level input         0.6         V           Input duty cycle         20%         80%           Sync frequency versus internal oscillator setting         -20%         +20%           CLOCK OUTPUT (CLKO)           VOH(CLKO)         High-level output         Io = 20 μA         2.2         V           VOL(CLKO)         Low-level output         Io = 20 μA         0.4         V           Pulse width output         80         ns           POWER GOOD WARNING (PGOOD1, PGOOD2)           PGOOD thresholds         VFB1, VFB2 falling (warning)         87%         90%         93%         96%           VFB1, VFB2 rising (good)         90%         93%         96%		Fsw4	MODE2 resistor = 53.6 kΩ	1800	2000	2200	kHz
Variable	SYNCHRO	NIZATION (SYNC)		1			
Variable	V <sub>IH(SYNC)</sub>	High-level input		2			V
$ \begin{array}{ c c c c c } \hline & Input duty cycle & 20\% & 80\% \\ \hline Sync frequency versus internal oscillator setting & -20\% & +20\% \\ \hline \hline Sync frequency versus internal oscillator setting & -20\% & +20\% \\ \hline \hline \textbf{CLOCK OUTPUT (CLKO)} \\ \hline \hline \textbf{VOH(CLKO)} & High-level output & I_O = 20 \ \muA & 2.2 & V \\ \hline \textbf{VOL(CLKO)} & Low-level output & I_O = 20 \ \muA & 2.2 & 0.4 \ V \\ \hline \textbf{Pulse width output} & 80 & ns \\ \hline \hline \textbf{POWER GOOD WARNING (PGOOD1, PGOOD2)} \\ \hline \textbf{POWER GOOD WARNING (PGOOD1, PGOOD2)} \\ \hline \textbf{PGOOD thresholds} & V_{FB1}, V_{FB2} falling (warning) & 87\% & 90\% & 93\% \\ \hline \textbf{VFB1}, V_{FB2} rising (good) & 90\% & 93\% & 96\% \\ \hline \textbf{VFB1}, V_{FB2} rising (good) & 90\% & 93\% & 96\% \\ \hline \textbf{VFB1}, V_{FB2} rising (warning) & 107\% & 110\% & 113\% \\ \hline \textbf{PGOOD leakage current} & V_{PGOOD} = 5.5 \ V \\ \hline \textbf{PGOOD output low voltage} & BPS = 5 \ V, I_{PGOOD} = 6mA & 0.5 \ V \\ \hline \textbf{Minimum VIN for asserted output} & V_{PGOOD} \le 0.5 \ V, I_{PGOOD} = 1 \ mA & 1.5 \ V \\ \hline \textbf{OUTPUT UNDERVOLTAGE AND OVERVOLTAGE FAULT PROTECTION} \\ \hline \end{tabular}$		Low-level input				0.6	V
CLOCK OUTPUT (CLKO)		Input duty cycle		20%		80%	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				-20%		+20%	
$V_{OL(CLKO)}  \text{Low-level output} \qquad I_O = 20 \ \mu\text{A} \qquad 0.4  \text{V}$ $Pulse \ width \ output \qquad 80 \qquad ns$ $POWER \ GOOD \ WARNING \ (PGOOD1, PGOOD2)$ $PGOOD \  \  \  \  \  \  \  \  \  \  \  \  \ $	CLOCK OU	TPUT (CLKO)		-			
$V_{OL(CLKO)}  \text{Low-level output} \qquad I_O = 20 \ \mu\text{A} \qquad \qquad 0.4  \text{V}$ $Pulse \ width \ output \qquad \qquad 80 \qquad ns$ $POWER \ GOOD \ WARNING \ (PGOOD1, PGOOD2)$ $PGOOD \ thresholds \qquad V_{FB1}, V_{FB2} \ falling \ (warning) \qquad 87\% \qquad 90\% \qquad 93\% \qquad 96\% \qquad 00\% \qquad 90\% \qquad$	V <sub>OH(CLKO)</sub>	High-level output	Ι <sub>O</sub> = 20 μΑ	2.2			V
Pulse width output         80         ns           POWER GOOD WARNING (PGOOD1, PGOOD2)           PGOOD thresholds         V <sub>FB1</sub> , V <sub>FB2</sub> falling (warning)         87%         90%         93%         96%         90%         910%         90%         910%         90%         910% <td>V<sub>OL(CLKO)</sub></td> <td>Low-level output</td> <td>Ι<sub>O</sub> = 20 μΑ</td> <td></td> <td></td> <td>0.4</td> <td>V</td>	V <sub>OL(CLKO)</sub>	Low-level output	Ι <sub>O</sub> = 20 μΑ			0.4	V
$PGOOD \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		Pulse width output			80		ns
PGOOD thresholds $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	POWER GO	OOD WARNING (PGOOD1, PGOOD2)		-			
PGOOD thresholds $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V <sub>FB1</sub> , V <sub>FB2</sub> falling (warning)	87%	90%	93%	
PGOOD $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		50005 # J. J.	V <sub>FB1</sub> , V <sub>FB2</sub> rising (good)	90%	93%	96%	
PGOOD leakage current $V_{PGOOD} = 5.5 \text{ V}$ 1 $\mu A$ PGOOD output low voltage BP5 = 5 V, $I_{PGOOD} = 6 \text{mA}$ 0.5 V Minimum VIN for asserted output $V_{PGOOD} \le 0.5 \text{ V}$ , $I_{PGOOD} = 1 \text{ mA}$ 1.5 V  OUTPUT UNDERVOLTAGE AND OVERVOLTAGE FAULT PROTECTION  OV fault threshold $V_{FB1}$ , $V_{FB2}$ rising (fault) 120%		PGOOD thresholds	V <sub>FB1</sub> , V <sub>FB2</sub> falling (good)	104%	107%	110%	
PGOOD output low voltage       BP5 = 5 V, I <sub>PGOOD</sub> = 6mA       0.5 V         Minimum VIN for asserted output       V <sub>PGOOD</sub> ≤ 0.5 V, I <sub>PGOOD</sub> = 1 mA       1.5 V         OUTPUT UNDERVOLTAGE AND OVERVOLTAGE FAULT PROTECTION         OV fault threshold       V <sub>FB1</sub> , V <sub>FB2</sub> rising (fault)       120%	PGOOD		V <sub>FB1</sub> , V <sub>FB2</sub> rising (warning)	107%	110%	113%	
Minimum VIN for asserted output $V_{PGOOD} \le 0.5 \text{ V}$ , $I_{PGOOD} = 1 \text{ mA}$ 1.5 V  OUTPUT UNDERVOLTAGE AND OVERVOLTAGE FAULT PROTECTION  OV fault threshold $V_{FB1}$ , $V_{FB2}$ rising (fault) 120%		PGOOD leakage current	V <sub>PGOOD</sub> = 5.5 V			1	μA
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE FAULT PROTECTION  OV fault threshold V <sub>FB1</sub> , V <sub>FB2</sub> rising (fault) 120%		PGOOD output low voltage	BP5 = 5 V, I <sub>PGOOD</sub> = 6mA			0.5	V
OV fault threshold V <sub>FB1</sub> , V <sub>FB2</sub> rising (fault) 120%		Minimum VIN for asserted output	V <sub>PGOOD</sub> ≤ 0.5 V, I <sub>PGOOD</sub> = 1 mA			1.5	V
	OUTPUT U	NDERVOLTAGE AND OVERVOLTAGE	FAULT PROTECTION	· · · · · · · · · · · · · · · · · · ·			
		OV fault threshold	V <sub>FB1</sub> , V <sub>FB2</sub> rising (fault)		120%		
		UV fault threshold			80%		

<sup>(1)</sup> See the Minimum and Maximum Input Voltage section for the recommended minimum input voltage at higher output voltages.


<sup>(2)</sup> See Safe Operating Area plots in the Typical Characteristics sections of the data sheet.

#### 6.6 Typical Characteristics ( $V_{IN} = 12 \text{ V}$ )

 $T_A = 25$ °C, unless otherwise noted











#### 6.7 Typical Characteristics (V<sub>IN</sub> = 5 V)

T<sub>A</sub> = 25°C unless otherwise noted









#### 7 Detailed Description


#### 7.1 Overview

The TPSM5D1806E device is a dual output, step-down DC-DC power module with 4.5-V to 15-V input voltage range. Each device has two output channels and is capable of delivering up to 6-A of load current per channel. The device features exceptional efficiency and thermal performance in a very small solution size. The device is configurable as two independent 6-A outputs or a single 2-phase output to deliver up to 12 A. The TPSM5D1806E uses a fixed frequency, proprietary advanced current mode control architecture. The device operates in forced PWM (FPWM) operation to maintain constant switching frequency over the load range. The device is internally compensated, which reduces design time and requires fewer external components. The switching frequency and the phase operation are configured using pin strapping. The MODE1 pin sets the phase operation. Table 7-4 shows the resistor values that are required to set the phase operation and the correct phase offset. The switching frequency can be selected from pre-set values of 500 kHz, 1.0 MHz, 1.5 MHz, and 2.0 MHz through pin-strapping on the MODE2 pin. The TPSM5D1806E is also capable of synchronization to an external clock. The four switching frequency options allow the device to meet a wide range of design requirements. The module also features the following:

- · Power-good (PGOOD) flag for each channel
- · Precision enable for each channel
- Internal or adjustable soft-start rate
- Start-up into pre-bias voltage

The device has a pinout designed for simple, optimum PCB layout, low EMI, and excellent thermal performance.

#### 7.2 Functional Block Diagram



VOUT1

R<sub>FBT1</sub>

#### 7.3 Feature Description


#### 7.3.1 Adjustable Output Voltage

When operating the TPSM5D1806E as a dual output device, the two output voltages (VOUT1 and VOUT2) are set using resistor dividers between the output voltages and AGND with the mid-point of the resistor divider connecting to the corresponding feedback pin (FB1 and FB2). See Figure 7-4.

Select a bottom feedback resistor of 10 k $\Omega$  and calculate the value for the top feedback resistor (R<sub>FRT</sub>) using the following equation. Use divider resistors with 1% tolerance or better and with a temperature coefficient of 100 ppm or lower.

$$R_{FBT} = 20 x \left(V_{OUT} - 0.5\right)(k\Omega)$$
(1)

When connecting the two outputs of the TPSM5D1806E for current sharing, the output voltage is set using only a single feedback divider connected to FB1. The FB pin of the second channel, FB2, must be left floating as shown in Figure 7-2. Use Equation 1 to calculate the R<sub>FRT</sub>.



FB1 10kΩ VOUT2 [ FB2/Vshare AGND

Figure 7-1. Single Device, Dual Output

Figure 7-2. Single Device, Current Sharing

VOUT1

#### 7.3.2 Frequency Selection

The TPSM5D1806E can be set to one of four switching frequencies:

- 500 kHz
- 1.0 MHz
- 1.5 MHz
- 2.0 MHz

The switching frequency is set using the MODE2 pin on the device. When setting the switching frequency, both channels of the device are set to the same frequency. Not all input voltage and output voltage combinations can operate at all switching frequencies. Check Table 7-1 for allowable switching frequencies. Select the appropriate resistor from Table 7-5 to set the switching frequency.

#### 7.3.2.1 Synchronization

The TPSM5D1806E can also be synchronized to an external clock that is within ±20% of the switching frequency set by the MODE2 pin. The external clock signal can be applied to the SYNC pin before or after powering up. When the device is synchronized to an external clock signal, if the clock signal is removed, the device transitions to an intermediate frequency, which is 75% of the programmed frequency for approximately eight clock cycles. After eight clock cycles, the device transitions to the switching frequency set by the MODE2 pin.

#### 7.3.2.2 Allowable Switching Frequency

The TPSM5D1806E can be operated over a wide input voltage range with a wide output voltage setting range and at four selectable switching frequencies. However, not all input voltage, output voltage, and switching frequency combinations can be achieved due to timing and current limitations.

When setting the switching frequency, both channels of the device are set to the same frequency. When operating in dual output configuration, make sure that both channels can be operated at the desired switching frequency by referencing Table 7-1.

Table 7-1. Allowable Switching Frequency

	rable 7 1. Anowable Ownering 1 requeries						
	Switching	V <sub>IN</sub> = 5 V		V <sub>IN</sub> =	12 V		
Output Current per Channel	Frequency	V <sub>OUT</sub>	Range	V <sub>OUT</sub> Range			
per Chamilei	(kHz)	Min	Max	Min	Max		
	500	_	_	0.5	0.8		
6 A	1000	0.5	0.8	0.7	1.6		
6 A	1500	0.5	1.3	1.0	2.4		
	2000	0.6	1.8	1.4	3.2		
	500	0.5	0.8	0.5	0.9		
5 A	1000	0.5	1.8	0.7	2.0		
J A	1500	0.5	3.3	1.0	3.6		
	2000	0.6	2.8	1.4	5.5		
	500	0.5	0.9	0.5	0.9		
≤ 4 A	1000	0.5	3.9	0.7	2.0		
24 A	1500	0.5	3.5	1.0	3.6		
	2000	0.6	2.8	1.4	5.5		

#### 7.3.3 Minimum and Maximum Input Voltage

The minimum input voltage of the TPSM5D1806E is 4.5 V, however, the minimum recommended input voltage increases at higher output voltages. Refer to Table 7-2 to determine the minimum recommended input voltage for each switching frequency. Also reference Table 7-1 to ensure that the output voltage can be operated at the selected switching frequency. Control the turn ON and turn OFF of the device at an input voltage greater than the minimum using a resistor divider on the EN1 (EN2) pin between VIN and AGND (see Section 7.3.10).

Table 7-2. Minimum Input Voltage

Switching Frequency (kHz)	Minimum Input Voltage
500	4.5 V
1000	4.5 V or VOUT × 1.3 (whichever is greater)
1500	4.5 V or VOUT × 1.6 (whichever is greater)
2000	4.5 V or VOUT × 1.75 (whichever is greater)

Additionally, the maximum input voltage of the TPSM5D1806E is 15 V, however, the maximum recommended input voltage decreases at lower output voltages and higher switching frequencies. See Figure 7-3 for the maximum recommended input voltage for each of the allowable switching frequencies across the output voltage range.




Figure 7-3. Maximum Input Voltage

#### 7.3.4 Recommended Settings

Table 7-3 lists the recommended operating settings for several common output voltages. The table takes into account the minimum and maximum input voltage limits along with timing and current limitations. The table also lists the minimum required effective output capacitance for each output voltage. Also included in this table is the minimum required input voltage and required enable divider resistors to ensure safe turn ON at the minimum input voltage.

Refer to Table 7-1 for the allowable switching frequency. The recommended switching frequency typically results in the highest efficiency. When operating at a switching frequency other than the recommended, consult Section 7.3.3 for the minimum and maximum allowable input voltage.

When setting the switching frequency, both channels of the device are set to the same frequency. When operating in dual output configuration, make sure that both channels can be operated at the desired switching frequency by referencing.

Table 7-3. Recommended Settings

Output Voltage (V)	Top Feedback Resistor R <sub>FBT</sub> <sup>(1)</sup> (kΩ)	F <sub>SW</sub> (kHz)	MODE2 Resistor (kΩ)	Minimum C <sub>OUT</sub> <sup>(2)</sup> (μF)	Minimum Input Voltage (V)	Bottom Enable Resistor R <sub>ENB</sub> <sup>(3)</sup> (kΩ)
0.5	open	500	10.7	400	4.5	(4)
0.8	6.04	500	10.7	280	4.5	_
0.9	8.06	1000	17.4	265	4.5	_
1.0	10.0	1000	17.4	250	4.5	_
1.1	12.1	1000	17.4	235	4.5	_
1.2	14.0	1000	17.4	220	4.5	_
1.5	20.0	1000	17.4	180	4.5	_
1.8	26.1	1000	17.4	140	4.5	_
2.5	40.2	1500	28.7	100	4.5	_
3.0	49.9	1500	28.7	85	4.8	29.4
3.3	56.2	1500	28.7	75	5.3	26.1
4.0	69.8	2000	53.6	65	7.1	18.2
4.5	80.6	2000	53.6	60	7.9	16.2
5.0	90.9	2000	53.6	50	8.8	14.3
5.5	100	2000	53.6	45	9.6	13.0

(1)  $R_{FBB} = 10 \text{ k}\Omega$ 



- (2) Minimum C<sub>OUT</sub> listed is the effective value, taking into account the effects of DC bias and temperature variation.
- (3)  $R_{ENT} = 100 \text{ k}\Omega$
- (4) "—" means not required.

#### 7.3.5 Device Mode Configuration

The TPSM5D1806E provides a wide range of configurations through pin strapping of two pins: MODE1 and MODE2. These pins are used to configure the device outputs, set the phase offset, and set the switching frequency. The operating mode of the device can be either two independent 6-A outputs or both outputs connected together in parallel for increased current up to 12 A. In either application, a  $10\text{-k}\Omega$  resistor is required from MODE1 to MODE2.

#### 7.3.5.1 MODE1 (Operating Mode and Phase Position)

Place a  $10-k\Omega$  resistor from MODE1 to MODE2.

Place a resistor from MODE1 to AGND to set the device in the desired operating mode. The MODE1 resistor also selects the phase position for each channel. See Table 7-4 for MODE1 resistor values and the corresponding settings.

Table 7-4. Operating Mode and Phase Position Settings

		,		•
Operating Mode	Channel 1 Phase Position (°)			Comments
	0	180	15.4	Sets phase position for both channels to 0° and 180°.
Dual outputs	90(1)	270 <sup>(1)</sup>	24.9	Sets phase position for both channels to 90° and 270° from SYNC signal.
Paralleled outputs (2 phase)	0	180	10.7	Sets phase positions for both channels of the device.

<sup>(1)</sup> Requires synchronization to an external clock signal.

#### 7.3.5.2 MODE2 (Setting the Switching Frequency)

Place a resistor from MODE2 to AGND to set the switching frequency of the device. See Table 7-5 for MODE2 resistor values and the corresponding settings. For dual-output applications, check Table 7-1 to make sure both outputs can operate at the selected switching frequency.

If synchronizing to an external clock, the TPSM5D1806E can only be synchronized to a frequency that is within ±20% of the switching frequency set by the MODE2 pin.

**Table 7-5. Switching Frequency Settings** 

Switching Frequency (kHz)	MODE2 Resistor (kΩ)
500	10.7
1000	17.4
1500	28.7
2000	53.6

#### 7.3.6 Input Capacitors

The TPSM5D1806E requires a minimum input capacitance of 88  $\mu$ F (4 × 22  $\mu$ F or 2 × 47  $\mu$ F) of ceramic type. High-quality, ceramic-type X5R or X7R capacitors with sufficient voltage rating are required. Place input capacitors, as close as possible to both VIN sides of the device, between VIN and PGND as shown in Figure 7-4. Applications with transient load requirements can benefit from adding additional bulk capacitance to the input as well.






Figure 7-4. Input Capacitors Pin Connections

#### 7.3.7 Minimum Required Output Capacitance

The TPSM5D1806E requires a minimum amount of ceramic output capacitance (per phase) depending on the output voltage setting. The amount of required output capacitance is shown in Figure 7-5 and is the amount of effective capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors, the package size, voltage rating, and dielectric material contributes to differences between the standard rated value and the actual effective value of the capacitance. When adding additional capacitance above the minimum, the capacitance can be ceramic type, low-ESR polymer type, or a combination of the two.




Figure 7-5. Minimum Required Output Capacitance (per Phase)

#### 7.3.8 Ambient Temperature Versus Total Power Dissipation

When operating the TPSM5D1806E in dual channel configuration with different output voltages, the maximum operating ambient temperature can be determined using the total power dissipation of both channels. Refer to the power dissipation curves, Figure 6-2 and Figure 6-9, to determine the power dissipation for each output. Sum the power dissipation of both outputs to calculate the total power dissipation. Refer to Figure 7-6 to determine the maximum allowable operating ambient temperature for a given total power dissipation. Increasing the airflow allows operation at a higher ambient temperature.




Figure 7-6. Ambient Temperature Versus Total Power Dissipation

#### 7.3.9 Remote Sense

The TPSM5D1806E supports differential remote sense for accurate output regulation when operated in multiphase configuration. In multi-phase configuration, FB1 and RS- pins are used for remote sensing. The FB1 pin must be connected to the mid-point of the resistor divider. Additionally, the RS- pin must be connected to the negative sensing point. The FB1 and RS- pins are extremely high-impedance input terminals of the true differential remote sense amplifier. The feedback resistor divider must use resistor values much less than 100 k $\Omega$  to reduce susceptibility to noise. A simple rule of thumb is to use a 10-k $\Omega$  lower divider resistor and then size the upper resistor to achieve the desired ratio.

When configured as a dual-output device, connect the RS- pin to AGND.



#### 7.3.10 Enable (EN) and Undervoltage Lockout (UVLO)

The precision enable feature of the TPSM6D1806E allows the voltage on the EN pin ( $V_{EN}$ ) to control the ON/OFF functionality of the device. The EN pin has an internal pullup. Floating the EN pin allows the device to start up when a valid input voltage is applied. The TPSM5D1806 switching action and output regulation are enabled when  $V_{EN}$  is greater than 1.2 V (typical). While the device is switching, if the EN voltage falls below 1.1 V (typical), the device stops switching.

It is recommended to control the turn-on and turn-off of the device at a voltage greater than the minimum input voltage as shown in Table 7-2. An external UVLO control can be added using a resistor divider on the EN1 (EN2) pin, between VIN and AGND (see Figure 7-7). Select a top enable resistor of 100 k $\Omega$  and calculate the value for the bottom enable resistor (R<sub>ENB</sub>) using Equation 2. It is recommended to use divider resistors with 1% tolerance or better and with temperature coefficient of 100 ppm or lower.




Figure 7-7. Adjustable UVLO Control

#### 7.3.11 Soft Start

The TPSM5D1806E soft-start feature limits the inrush current from the input supply when the device is powered up. For dual-output configuration, the soft-start time is internally programmed to 1 ms. The soft-start pin must be left floating in dual-output configuration.

The external soft start is enabled when the device is configured in parallel-output operation. In parallel-output applications, if the SS pin is left open, the default soft-start time is also 1 ms. Applications that deliver high load current can have a large amount of capacitance at the output and can require longer soft-start time. The soft-start time for such applications can be extended by connecting an external capacitor,  $C_{SS}$ , from the soft-start pin to AGND. With external  $C_{SS}$ , the soft-start time is the longer of 1 ms or the programmed external soft-start time. An internal current source ( $I_{SS}$  = 2  $\mu$ A) charges  $C_{SS}$  and generates a ramp from 0 V to  $V_{FB}$  (0.5 V) to control the ramp-up rate of the output voltage. The external soft-start time can be selected from Table 7-6 or calculated using Equation 3.

$$t_{SS} = \frac{0.5 \times C_{SS}}{2 \,\mu\text{A}} \tag{3}$$

Table 7-6. C<sub>SS</sub> Values and Soft-Start Times

C <sub>SS</sub> (nF)	Open	6.2	8.2	10	12	20
t <sub>SS</sub> (ms)	1	1.5	2	2.5	3	5

The soft-start capacitor is discharged when VOUT is shut down by either fault protection or when  $V_{EN}$  is below the enable threshold.



#### 7.3.12 Power Good

The Power Good pins (PGOOD1, PGOOD2) are open-drain outputs that require a pullup resistor of 1 k $\Omega$  to 100 k $\Omega$  to a voltage source of 5.5 V or less to indicate the output voltage is within the PGOOD range. The BP5 output can be used as the pullup voltage source. The PGOOD detection is activated after soft start is completed. When the output voltage is within a range of  $\pm 10\%$  of the target, the PGOOD goes high after a 50- $\mu$ s internal delay. During operation, if the output voltage falls outside of  $\pm 10\%$  of target voltage, PGOOD is pulled low after a 10- $\mu$ s delay. The PGOOD feature is active while the voltage at the VIN pin is either equal to or greater than 1.5 V.

#### 7.3.13 Safe Start-Up into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output.

#### 7.3.14 BP5

The BP5 pin is the output of an internal 5-V regulator. Bypass this pin with a minimum of 1.5  $\mu$ F of effective capacitance to AGND. Place the capacitor as close as possible to the BP5 pin. This pin can be used as a pullup voltage for power-good signals.

#### 7.3.15 Overcurrent Protection

For protection against load faults, the TPSM5D1806E implements a cycle-by-cycle peak current protection. When the inductor current hits the peak current limit threshold, the high-side FET turns off and the low-side FET turns on. The device monitors the valley current threshold during the high-side FET off time. If the inductor current clears the valley current threshold, the high-side FET will turn on at the next clock edge. However, if the inductor current remains higher than the valley current threshold, the next high-side FET cycle is skipped, the low-side FET remains on, and an internal counter is incremented. This counter increments every clock edge as long as the inductor current remains higher than the valley current threshold. If the current falls below the valley current threshold at the next clock edge, the counter is reset. If the counter increments 16 consecutive clock cycles, a current limit fault is identified and the device enters hiccup mode to reduce power dissipation. In hiccup mode, the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced, which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation.

#### 7.3.16 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 165°C typically. The device re-initiates the power-up sequence when the junction temperature drops below 145°C typically.

#### 7.4 Device Functional Modes

#### 7.4.1 Active Mode

The TPSM5D1806E is in active mode when  $V_{IN}$  is above the turn-on threshold and the EN pin voltage is above the EN high threshold. Floating the EN pin allows the device to start-up when a valid input voltage is applied. This allows self start-up of the TPSM5D1806E when the input voltage is in the operation range of 4.5 V to 15 V. Connecting a resistor divider between VIN, EN, and AGND increases the UVLO threshold.

#### 7.4.2 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPSM5D1806E. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode, the standby current is 250 µA typical.

#### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPSM5D1806E is a dual 6-A output, step-down, DC/DC power module. It is used to convert a higher DC voltage to two separate 6-A power rails or one combined 12-A power rail. The following design procedure can be used to select components for the TPSM5D1806. Alternately, the WEBENCH® software can be used to generate complete designs. When generating a design, the WEBENCH® software uses an iterative design procedure and accesses comprehensive databases of components. See <a href="https://www.ti.com">www.ti.com</a> for more details.

#### 8.2 Typical Application (Dual Outputs)

Figure 8-1 shows a typical TPSM5D1806M-ET schematic for a dual-output design.




Figure 8-1. TPSM5D1806E Dual Output Typical Schematic

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters and follow the design procedures in Section 8.2.2.

Design Parameter	Value
Input voltage V <sub>IN</sub>	12 V typical
Output voltage V <sub>OUT1</sub>	1.0 V
Output voltage V <sub>OUT2</sub>	1.8 V
Switching frequency	1.5 MHz
Output current rating	Up to 6 A / output

**Table 8-1. Design Example Parameters** 

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM5D1806E device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 Output Voltage Setpoint

The output voltage of the TPSM5D1806E device is externally adjustable using a resistor divider. The recommended value of  $R_{FBB}$  is 10 k $\Omega$ . The value for  $R_{FBT}$  can be calculated using Equation 4:

$$R_{FBT} = 20 \times (V_{OUT} - 0.5)(k\Omega)$$
(4)

For the desired output voltage of 1.0 V, the formula yields a value of 10 k $\Omega$ . Choose the closest available value of 10.0 k $\Omega$  for R<sub>FRT</sub>.

For the desired output voltage of 1.8 V, the formula yields a value of 26 k $\Omega$ . Choose the closest available value of 26.1 k $\Omega$  for R<sub>FRT</sub>.

#### 8.2.2.3 Input Capacitors

The TPSM5D1806E requires a minimum input capacitance of 88  $\mu$ F of ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. An additional 100  $\mu$ F of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of the input capacitors must be greater than the maximum input voltage.

For this design example, two 47-µF, 25-V ceramic capacitors are used.


#### 8.2.2.4 Output Capacitor Selection

The TPSM5D1806E requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies depending on the output voltage. See Figure 7-5 for the required output capacitance.


For this design example, three  $100-\mu F$ , 6.3-V ceramic capacitors are selected for the 1.0-V output. For the 1.8-V output, two  $100-\mu F$ , 6.3-V ceramic capacitors are selected. Additional output capacitance can be needed to meet transient requirements.



#### 8.2.3 Application Curves







#### 8.2.4 Typical Application (Paralleled Outputs)

The dual outputs of the TPSM5D1806E can be combined to create a higher current (up to 12 A), single output. Figure 8-8 shows a typical TPSM5D1806E schematic for a paralleled output design.




Figure 8-8. TPSM5D1806E Parallel Outputs Typical Schematic

#### 8.2.4.1 Design Requirements

For this design example, use the parameters listed in Table 8-2 as the input parameters and follow the design procedures in Section 8.2.4.2.

Table 8-2. Design Example Parameters

Design Parameter	Value			
Input voltage V <sub>IN</sub>	12 V typical			
Output voltage	0.9 V			
Switching frequency	1.0 MHz			
Output current rating	Up to 12 A			

#### 8.2.4.2 Detailed Design Procedure

#### 8.2.4.2.1 Output Voltage Setpoint

The output voltage of the TPSM5D1806E device is externally adjustable using a resistor divider. The recommended value of  $R_{FBB}$  is 10 k $\Omega$ . The value for  $R_{FBT}$  can be calculated using Equation 5:

$$R_{FBT} = 20 \times \left( V_{OUT} - 0.5 \right) (k\Omega)$$
(5)

For the desired output voltage of 0.9 V, the formula yields a value of 8 k $\Omega$ . Choose the closest available value of 8.06 k $\Omega$  for R<sub>FBT</sub> or place two resistors in series to come closer to the exact value.

#### 8.2.4.2.2 Input Capacitors

The TPSM5D1806E requires a minimum input capacitance of 88  $\mu$ F of ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. An additional 100  $\mu$ F of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of the input capacitors must be greater than the maximum input voltage.

SLUSEP8 - JANUARY 2022



For this design example, two 47-µF, 25-V ceramic capacitors are used.

#### 8.2.4.2.3 Output Capacitor Selection

The TPSM5D1806E requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies depending on the output voltage. See Figure 7-5 for the required output capacitance.

For this design example, six  $100-\mu F$ , 6.3-V ceramic capacitors are selected for the 0.9-V output. Additional output capacitance can be needed to meet transient requirements.

#### 9 Power Supply Recommendations

The TPSM5D1806E is designed to operate from an input voltage supply range between 4.5 V and 15 V. This input supply must be well-regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPSM5D1806E supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few centimeters from the TPSM5D1806E, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. The typical amount of bulk capacitance is a  $47-\mu F$  electrolytic type capacitor.

#### 10 Layout

The performance of any switching power supply depends as much on the layout of the PCB as the component selection. The following guidelines help users design a PCB with the best power conversion performance, optimal thermal performance, and minimized generation of unwanted EMI.

#### 10.1 Layout Guidelines

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 10-1 and Figure 10-2 show typical PCB layouts. The following are some considerations for an optimized layout.

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- · Locate additional output capacitors between the ceramic capacitor and the load.
- · Connect AGND to PGND at a single point.
- Place R<sub>FBT</sub> and R<sub>FBB</sub> as close as possible to the FB pin.
- · Use multiple vias to connect the power planes to internal layers.

#### 10.2 Layout Examples

#### **Single Device Dual Output**




Figure 10-1. Typical Dual-Output Layout

#### Single Device Parallel Output




Figure 10-2. Typical Parallel-Output Layout



#### 10.2.1 Package Specifications

	TPSM5D1806 V					
Flammability	Meets UL 94 V-O					
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	89.3	MHrs			

#### 10.2.2 EMI

The TPSM5D1806E is compliant with EN55011 Class-B radiated emissions. Figure 10-3 and Figure 10-4 show typical examples of radiated emissions plots for the TPSM5D1806E. The graphs include the plots of the antenna in the horizontal and vertical positions.

EMI plots were measured using the standard TPSM5D1806EVM with ferrite beads (Murata, BLM18SG330SN1) in series with the input wires.




Figure 10-3. Radiated Emissions 5-V Input, 1.8-V Outputs, 6-A/Output Load






Figure 10-4. Radiated Emissions 12-V Input, 5-V Output, 6-A/Output Load



#### 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

#### 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM5D1806E device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2022 www.ti.com

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPSM5D1806MRDBR-ET	ACTIVE	B0QFN	RDB	51	2000	RoHS Exempt & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	TPSM5D1806M ET	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL. Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 27-Jan-2022

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM5D1806MRDBR-ET	B0QFN	RDB	51	2000	330.0	24.5	5.8	8.3	2.1	12.0	24.0	Q1

www.ti.com 27-Jan-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPSM5D1806MRDBR-ET	B0QFN	RDB	51	2000	336.0	336.0	48.0	



PLASTIC QUAD FLATPACK-NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

## 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)