







LSF0108 SDLS966M - DECEMBER 2013 - REVISED MAY 2023

# LSF0108 Channel Auto-Bidirectional Multi-Voltage Level Translator for Open-Drain and Push-Pull Applications

### 1 Features

- Provides bidirectional voltage translation with no direction pin
- Supports up to 100-MHz up translation and greater than 100-MHz down translation at ≤ 30 pF capacitive load and up To 40-MHz up or down translation at 50 pF capacitive load
- Allows bidirectional voltage-level translation between
  - 0.65 V  $\leftrightarrow$  1.8/2.5/3.3/5 V
  - 0.95 V ↔ 1.8/2.5/3.3/5 V
  - $1.2 \text{ V} \leftrightarrow 1.8/2.5/3.3/5 \text{ V}$
  - 1.8 V ↔ 2.5/3.3/5 V
  - $2.5 \text{ V} \leftrightarrow 3.3/5 \text{ V}$
  - 3.3 V ↔ 5 V
- Low standby current
- 5-V tolerance I/O port to support TTL
- Low R<sub>ON</sub> provides less signal distortion
- High-impedance I/O pins for EN = Low
- Flow-through pinout for easy PCB trace routing
- Latch-up performance >100 mA per JESD 17
- -40°C to 125°C operating temperature range

## 2 Applications

- GPIO, MDIO, PMBus, SMBus, SDIO, UART, I2C, and other interfaces in telecom infrastructure
- Enterprise systems
- Communications equipment
- Personal electronics
- Industrial applications

## 3 Description


The LSF family of devices supports bidirectional voltage translation without the need for DIR pin which minimizes system effort (for PMBus, I<sup>2</sup>C, SMBus, and so forth). The LSF family of devices supports up to 100-MHz up translation and greater than 100-MHz down translation at ≤ 30 pF capacitive load and up to 40-MHz up or down translation at 50 pF capacitive load which allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO).

LSF family supports 5-V tolerance on I/O port which makes it compatible with TTL levels in industrial and telecom applications. The LSF family is able to set up different voltage translation levels on each channel which makes it very flexible.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)					
LSF0108	RKS (VQFN, 20)	4.50 mm × 2.50 mm					
	PW (TSSOP, 20)	4.40 mm × 6.50 mm					
	DGS (VSSOP, 20)	3.00 mm × 5.10 mm					

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram** 



## **Table of Contents**

1 Features1	8.3 Feature Description	.10
2 Applications1	8.4 Device Functional Modes	
3 Description	9 Application and Implementation	
4 Revision History2	9.1 Application Information	
5 Pin Configuration and Functions4	9.2 Typical Applications	
6 Specifications5	10 Power Supply Recommendations	
6.1 Absolute Maximum Ratings5	11 Layout	
6.2 ESD Ratings5	11.1 Layout Guidelines	
6.3 Recommended Operating Conditions5	11.2 Layout Example	
6.4 Thermal Information6	12 Device and Documentation Support	
6.5 Electrical Characteristics6	12.1 Related Documentation	. 21
6.6 Switching Characteristics (Translating Down)7	12.2 Receiving Notification of Documentation Updates.	
6.7 Switching Characteristics (Translating Up)	12.3 Support Resources	. 21
6.8 Typical Characteristics8	12.4 Trademarks	
7 Parameter Measurement Information9	12.5 Electrostatic Discharge Caution	
8 Detailed Description10	12.6 Glossary	.21
8.1 Overview10	13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram10	Information	. 21
C		

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	nanges from Revision L (November 2022) to Revision M (May 2023)	Page
•	Removed the LSF0101 and LSF0102 device from the data sheet	1
•	Added 0.65 V voltage range capability to the Features section and throughout data sheet	1
•	Changed the input-output and reference voltage in the Recommended Operating Conditions section	
•	Changed Thermal Information section	
•	Updated on-state resistance with 0.65 V specifications in the <i>Electrical Characteristics</i> section	
•	Changed all Switching Characteristics test conditions	
•	Moved formula to Up Translation in the Up and Down Translation sections	
•	Changed pull up resistor to bias resistor in Enable, Disable, and Reference Voltage Guidelines section.	
C	hanges from Revision K (May 2021) to Revision L (November 2022)	Page
•	Updated the Applications section	1
•	Updated the <i>Description</i> section	
•	Updated the Pin Configuration and Functions section	
•	Added DDF and DGS packages.	
•	Changed Thermal Information section	6
•	Updated Electrical Characteristics section	6
•	Updated the Functional Block Diagram section	
•	Updated the Auto Bidirectional Voltage Translation section	
•	Updated the Output Enable section	
•	Updated the Device Functional Modes section	
•	Added the <i>Up and Down Translation</i> section	
•	Updated the Application Information section	
•	Updated the Enable, Disable, and Reference Voltage Guidelines section	
•	Added the Bias Circuitry section	
•	Added the Single Supply Translation section	
C	hanges from Revision J (April 2020) to Revision K (May 2021)	Page




•	Updated the Bidirectional Translation section to include inclusive terminology	15
C	hanges from Revision I (June 2019) to Revision J (April 2020)	Page
•	Added section Voltage Translation for Vref_B < Vref_A + 0.8 V	19
C	hanges from Revision H (June 2019) to Revision I (July 2019)	Page
•	Changed product status from Advance Information mix to Production Data	1
•	Deleted Advance Information note from the DTQ package in the Device Information table	1
•	Deleted Advance Information note from DTQ Package, in the Pin Configuration and Functions sed	ction 4
•	Deleted Advance Information note for the DTQ package in the Thermal Information table	6
C	hanges from Revision G (February 2016) to Revision H (June 2019)	Page
•	Added Advance Information note to Device Information table for DTQ package	1
•	Added DTQ6 pinout drawing to Pin Configurations and Functions section (Advance Information)	4
•	Added Advance Information note to LSF0101 Thermal Information table	
•	General improvements to Application and Implementation section for clarity.	13
C	hanges from Revision F (October 2015) to Revision G (October 2015)	Page
•	Added all available package dimensions in Device Information and changed the pin diagram desc	ription1
C	hanges from Revision E (July 2015) to Revision F (October 2015)	Page
•	Changed Features from "Supports High Speed Translation, Greater Than 100 MHz" to "Supports	
	MHz Up Translation and Greater Than 100 MHz Down Translation at ≤ 30pF Cap Load and Up To	
	Up/Down Translation at 50 pF Cap Load."	
•	Updated all propagation delay tables changed from generic to specific LSF devices	7
C	hanges from Revision D (October 2014) to Revision E (July 2015)	Page
•	Deleted "Less Than 1.5 ns Max Propagation Delay" from Features.	1
•	Updated ESD Ratings table	
•	Increased MAX value for TA, Operating free-air temperature, from 85°C to 125°C	5
•	Updated the Device Functional Modes section	11
•	Updated the Pull-Up Resistor Sizing section	15
C	hanges from Revision C (May 2014) to Revision D (August 2014)	Page
•	Changed bidirectional voltage level translation from 1.0 to 0.95	1
•	Changed YZT package to fix view error	1
•	Changed YZT Package, to fix view error.	
•	Added Vref_A footnote	14
C	hanges from Revision B (May 2014) to Revision C (May 2014)	
•	Changed LSF0108 status from preview to production	1
•	Updated document title.	1
•	Updated Handling Ratings table	5
C	hanges from Revision A (January 2014) to Revision B (February 2014)	Page
•	Added LSF0108 to data sheet	1
C	hanges from Revision * (December 2013) to Revision A (January 2014)	Page
•	Updated part number	
•	Updated Electrical Characteristics section	6



## **5 Pin Configuration and Functions**

Pinout drawings are not to scale



GND EN Vref\_B Vref A A1 3 18 В1 4 B2 Α2 17 АЗ 5 :16 B3 Thermal Pad B4 A4 6 15 A5 7 **B**5 14 Α6 8 B6 13 A7 9 12 B7 Ξ A8 B8

Figure 5-1. LSF0108 PW or DGS Package, 20-Pin TSSOP or VSSOP (Top View)

Figure 5-2. LSF0108 RKS Package, 20-Pin VQFN (Transparent Top View)

**Table 5-1. Pin Functions** 

PI	IN	TYPE(1)	DESCRIPTION
NAME	NO.	IIPE	DESCRIPTION
An	3 to 10	I/O	Auto-Bidirectional Data port
Bn	18 to 11	I/O	Auto-Bidirectional Data port
EN	20	I	Enable input; connect to Vref_B and pull-up through a high resistor (200 kΩ). See Using the Enable Pin with the LSF Family
GND	1	_	Ground
Vref_A	2	_	Reference supply voltage.
Vref_B	19	_	For proper device biasing, see Section 9 and Understanding the Bias Circuit for the LSF Family.

(1) I= input, O = output



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VI	Input voltage range (2)	-0.5	7	V
V <sub>I/O</sub>	Input-output voltage range (2)	-0.5	7	V
	Continuous channel current		128	mA
I <sub>IK</sub>	Input Clamp Current (V <sub>I</sub> < 0 )		-50	mA
T <sub>J(Max)</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and input-output negative voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Floatroatatic disabarra	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	W
		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>I/O</sub>	Input-output voltage	A1, A2 - An, B2 - Bn	0	5.5	V
V <sub>ref_A/B/EN</sub>	Reference Voltage		0	5.5	V
EN- Switch <sup>(2)</sup>			1.5	5.5	V
I <sub>PASS</sub>	Pass switch current			64	mA
T <sub>A</sub>	Ambient temperature		-40	125	°C

<sup>(1)</sup> To support translation, V<sub>REF1</sub> supports 0.65 V to V<sub>REF2</sub> - 0.6 V. V<sub>REF2</sub> must be between V<sub>REF1</sub> + 0.6 V to 5.5 V. See Typical Application for more information.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> To support switching, V<sub>REF1</sub> and V<sub>REF2</sub> Do not need to be connected. EN pin should use a voltage not less than 1.5V when the switch mode is to be enabled. Enabled voltage on this pin should be equal to 1.5V or I/O supply voltage, whichever is higher.



## **6.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>		RKS (VQFN)	DGS (VSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.8	74.3	123	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	45.7	76.6	62.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.8	46.6	77.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	10.4	13.9	8.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	61.1	46.5	77.0	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	3	MIN	TYP (1)	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA	V <sub>EN</sub> = 0 V		-1.2		0	V
I <sub>IH</sub>	Input leakage current	V <sub>I</sub> = 5 V, V <sub>O</sub> = 0 V	V <sub>EN</sub> = 0 V		.001	0.5	3	μA
I <sub>cc</sub>	Supply current	$V_{ref\_B} = V_{EN} = 5.5 \text{ V}, V_{ref\_A}$	= 4.5 V, I <sub>O</sub> = 0,	V <sub>I</sub> = V <sub>CC</sub> or GND	.002	.05	1.5	μA
C <sub>I(EN)</sub>	Input capacitance	V <sub>I</sub> = 3 V or 0 V				40		pF
C <sub>IO(off)</sub>	Off capacitance	V <sub>O</sub> = 3 V or 0 V	V <sub>EN</sub> = 0 V			4	6	pF
C <sub>IO(on)</sub>	On capacitance	V <sub>O</sub> = 3 V or 0 V	V <sub>EN</sub> = 3 V			10.5	12.5	pF
				V <sub>ref_A</sub> = 1 V		5		-
			I <sub>O</sub> = 64 mA	V <sub>ref_A</sub> = 1.8 V		4		
			10 - 04 IIIA	V <sub>ref_A</sub> = 2.5 V		3		
				V <sub>ref_A</sub> = 3.3 V		3		
		$V_I = 0 V, V_{ref\_B} = 5 V^{(3)}$	I <sub>O</sub> = 20 mA	V <sub>ref_A</sub> = 0.65 V		15		
			I <sub>O</sub> = 32 mA	V <sub>ref_A</sub> = 1 V		5		
				V <sub>ref_A</sub> = 1.8 V		4		
R <sub>ON</sub> (2)	On-state resistance			V <sub>ref_A</sub> = 2.5 V		3		Ω
				V <sub>ref_A</sub> = 3.3 V		3		1
		$V_I = 1.8 \text{ V}, V_{ref\_B} = 5 \text{ V}^{(3)}$	I <sub>O</sub> = 15 mA	V <sub>ref_A</sub> = 3.3 V		4		
		$V_{I} = 1 \text{ V}, V_{ref\_B} = 3.3 \text{ V}^{(3)}$	I <sub>O</sub> = 10 mA	V <sub>ref_A</sub> = 1.8 V		7		
		V = 0 V V = 2 2 V(3)	1 - 10 m 1	V <sub>ref_A</sub> = 0.65 V		15		
		$V_I = 0 \text{ V}, V_{ref\_B} = 3.3 \text{ V}^{(3)}$	I <sub>O</sub> = 10 mA	V <sub>ref_A</sub> = 1 V		5		
		V = 0 V V = 4.9 V(3)	1 - 10 m^	V <sub>ref_A</sub> = 0.65 V		15		
	V <sub>I</sub> = 0 V, V <sub>ref_B</sub> = 1.8	v <sub>1</sub> - U v, v <sub>ref_B</sub> - 1.8 V <sup>(c)</sup>	I <sub>O</sub> = 10 mA	V <sub>ref_A</sub> = 1 V		6		

All typical values are at T<sub>A</sub> = 25°C.

<sup>(2)</sup> Measured by the voltage drop between the A and B pins at the indicated current through the switch. Minimum ON-state resistance is determined by the lowest voltage of the two (A or B) pins.

<sup>(3)</sup> Measured in application connected current source configuration only. See Section 7

## **6.6 Switching Characteristics (Translating Down)**

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
			C <sub>L</sub> = 15 pF	0.75		
T <sub>PLH</sub>	Low-to-high propagation delay		C <sub>L</sub> = 30 pF	1.4		ns
		$V_{CCB} = 3.3 \text{ V}, V_{CCB} = V_{IH} = V_{ref\_A} +$	C <sub>L</sub> = 50 pF	1.9		
	1, $V_{IL} = 0$ , $V_{M} = 0.5V_{ref}$	1, $V_{IL} = 0$ , $V_{M} = 0.5V_{ref\_A}$ (2)	C <sub>L</sub> = 15 pF	0.85		
T <sub>PHL</sub>			C <sub>L</sub> = 30 pF	1.5		ns
			C <sub>L</sub> = 50 pF	2		
			C <sub>L</sub> = 15 pF	0.8		ns
T <sub>PLH</sub>	Low-to-high propagation delay		C <sub>L</sub> = 30 pF	1.45		
			C <sub>L</sub> = 50 pF	2		
		1, $V_{IL} = 0$ , $V_{M} = 0.5V_{ref\_A}$ (2)	C <sub>L</sub> = 15 pF	0.9		
T <sub>PHL</sub>	High to low propagation delay		C <sub>L</sub> = 30 pF	1.55		ns
			C <sub>L</sub> = 50 pF	2.1		

- (1) Specified by simulation, not tested in production
- (2) Translating Down: the high-voltage side driving toward the low-voltage side. See Fig 7.2 Direct Propagation Measurement

## **6.7 Switching Characteristics (Translating Up)**


over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
			C <sub>L</sub> = 15 pF	0.9		
T <sub>PLH</sub>			C <sub>L</sub> = 30 pF	1.55		ns
		$V_{CCB} = 3.3 \text{ V}, V_{CCB} = V_{T} = V_{ref\_A}$ + 1, $V_{ref\_A} = V_{IH}, V_{IL} = 0, V_{M} =$	C <sub>L</sub> = 50 pF	2.1		
		$0.5V_{ref\_A}$ and $R_L = 300 \Omega^{(2)}$	C <sub>L</sub> = 15 pF	1		
T <sub>PHL</sub>			C <sub>L</sub> = 30 pF	1.65		ns
			C <sub>L</sub> = 50 pF	2.2		
			C <sub>L</sub> = 15 pF	0.8		
T <sub>PLH</sub>	Low-to-high propagation delay		C <sub>L</sub> = 30 pF	1.35		ns
		$V_{CCB} = 2.5 \text{ V}, V_{CCB} = V_T = V_{ref\_A}$	C <sub>L</sub> = 50 pF	1.8		
		$+$ 1, $V_{ref\_A} = V_{IH}$ , $V_{IL} = 0$ , $V_{M} = 0.5V_{ref\_A}$ and $R_{L} = 300 Ω^{(2)}$	C <sub>L</sub> = 15 pF	0.9		
T <sub>PHL</sub>	High to low propagation delay	_	C <sub>L</sub> = 30 pF	1.45		ns
			C <sub>L</sub> = 50 pF	1.9		

- (1) Specified by simulation, not tested in production
- (2) Translating up: the low-voltage side driving toward the high-voltage side. See Fig 7.2 Direct Propagation Measurement




## **6.8 Typical Characteristics**





## 7 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.

C. The outputs are measured one at a time, with one transition per measurement.

Figure 7-1. Load Circuit for Outputs




## **8 Detailed Description**

## 8.1 Overview

The LSF family can be used in level-translation applications for interfacing devices or systems operating with one another that operate at different interface voltages. The LSF family is ideal for use in applications where an open-drain driver is connected to the data I/Os. With appropriate pull-up resistors and layout, LSF can achieve 100 MHz. The LSF family can also be used in applications where a push-pull driver is connected to the data I/Os. For an overview of device setup and operation, see *The Logic Minute* training series on *Understanding the LSF Family of Bidirectional, Multi-Voltage Level Translators*.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Auto Bidirectional Voltage Translation

The LSF0108 device is an auto bidirectional voltage level translator that is operational from 0.95 to 5.5 V on  $V_{ref\_A}$  and 1.8 to 5.5 V on  $V_{ref\_B}$ . This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF family supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 30-pF capacitance and 250- $\Omega$  pullup resistor. Both the output driver of the controller and the peripheral device output can be push-pull or open-drain (pull-up resistors may be required). In both up and down translation, the B-side is often referred to as the high side and refers to devices connected to the B ports. The A-side can be referred to as the low side.

## 8.3.2 Output Enable

To enable the I/O pins, the EN input should be tied directly to  $V_{ref\_B}$  during operation and both pins must be pulled up to the HIGH side ( $V_{CCB}$ ) through a bias resistor (typically 200 k $\Omega$ ). To ensure the high impedance state during power-up, power-down, or during operation, the EN pin must be LOW. The EN pin should always be tied directly to the  $V_{ref\_B}$  pin and is recommended to be disabled by an open-drain driver without a pullup resistor. This allows  $V_{ref\_B}$  to regulate the EN input and bias the channels for proper translation. A filter capacitor on  $V_{ref\_B}$  is recommended for a stable supply at the device.




Figure 8-1. Enable Pin Tied to V<sub>ref B</sub> Directly and to V<sub>CCB</sub> Through a Bias Resistor

The supply voltage of open drain I/O devices can be completely different from the supplies used for the LSF and has no impact on the operation. For additional details on how to use the enable pin, see the *Using the Enable Pin with the LSF Family video*.

**Table 8-1. Enable Pin Function Table** 

INPUT EN <sup>(1)</sup> PIN	Data Port State				
Tied directly to V <sub>ref_B</sub>	An = Bn				
L	Hi-Z				

EN is controlled by V<sub>ref B</sub> logic levels.

#### 8.4 Device Functional Modes

For each channel (n), when either the An or Bn port is LOW, the switch provides a low impedance path between the An and Bn ports; the corresponding Bn or An port will be pulled LOW. The low R<sub>ON</sub> of the switch allows connections to be made with minimal propagation delay and signal distortion.

Table 8-1 provides a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the *Down Translation with the LSF Family* and *Up Translation with the LSF Family* videos.

Table 8-2. Device Functionality

Signal Direction <sup>(1)</sup>	Input State	Switch State	Functionality						
B to A (Down Translation)	B = LOW	ON (Low Impedance)	A-side voltage is pulled low through the switch to the B-side voltage						
	B = HIGH	OFF (High Impedance)	A-side voltage is clamped at V <sub>ref_A</sub> <sup>(2)</sup>						
A to P (Up Translation)	A = LOW	ON (Low Impedance)	B-side voltage is pulled low through the switch to the A-side voltage						
A to B (Up Translation)	A = HIGH	OFF (High Impedance)	B-side voltage is clamped at V <sub>ref_A</sub> and then pulled up to the V <sub>PU</sub> supply voltage						

<sup>(1)</sup> The downstream channel should not be actively driven through a low impedance driver, or else bus contention may occur.

<sup>(2)</sup> The A-side can have a pullup to V<sub>ref\_A</sub> for additional current drive capability or may also be pulled above V<sub>ref\_A</sub> with a pullup resistor. Specifications in the *Recommended Operating Conditions* section should always be followed.



## 8.4.1 Up and Down Translation

### 8.4.1.1 Up Translation

When the signal is being driven from A to B and the An port is HIGH, the switch will be OFF and the Bn port will then be driven to a voltage higher than  $V_{ref\_A}$  by the pull-up resistor that is connected to the pull-up supply voltage ( $V_{PU}$ ). This functionality allows seamless translation between higher and lower voltages selected by the user, without the need for directional control. Pull-up resistors are always required on the high side, and pull-ups are only required on the low side, if the low side of the device's output is open drain or its input has a leakage greater than 1  $\mu$ A.




Figure 8-2. Up Translation Example Schematic with Push-Pull and Open Drain Configuration

Up translation with the LSF requires attention to two important factors: maximum data rate and sink current. Maximum data rate is directly related to the rising edge of the output signal. Sink current depends on supply values and the chosen pull-up resistor values. Equation 1 shows the maximum data rate formula and Equation 2 shows the maximum sink current formula, both of which are estimations. A low RC value is needed to reach high speeds, which also require strong drivers. Please see the *Up Translation with the LSF Family* video for estimated data rate and sink current calculations based on circuit components.

$$\frac{1}{3 \times 2R_{B1}C_{B1}} = \frac{1}{6R_{B1}C_{B1}} \left(\frac{bits}{second}\right) \tag{1}$$

$$I_{OL} \cong \frac{V_{CCA}}{R_{A1}} + \frac{V_{CCB}}{R_{B1}} \left( A \right) \tag{2}$$

### 8.4.1.2 Down Translation

When the signal is being driven HIGH from the Bn port to An port, the switch will be OFF, clamping the voltage on the An port to the voltage set by  $V_{ref\_A}$ . A pull-up resistor can be added on either side of the device. There are special circumstances that allow the removal of one or both of the pull-up resistors. If the signal is always going to be down translated from a push-pull transmitter, then the resistor on the B-side can be removed. If the leakage current into the receiver on the A-side is less than 1  $\mu$ A, then the resistor on the A-side can also be removed. This arrangement with no external pull-up resistors can be used when down translating from a push-pull output to a low-leakage input. For an open drain transmitter, the pull-up resistor on the B-side is necessary because an open drain output can't drive high by itself. For a summary of device operation, refer to Section 8.4. For additional details on the functional operation of the LSF family of devices, see the *Up Translation with the LSF Family* videos.

## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

The LSF devices can perform voltage translation for open-drain or push-pull interfaces. Table 9-1 provides common interfaces and the corresponding device recommendation from the LSF family which supports the corresponding bit count.

**Table 9-1. Voltage Translator for Common Interfaces** 

Part Name	Channel Number	Interface
LSF0108	8	GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I <sup>2</sup> C, and SPI

Some important reminders regarding the LSF family of devices are as follows:

- LSF devices are switch-based, not buffer-based (for more information, see the TXB family for buffer-based devices).
- Specific data rates cannot be calculated by using 1/Tpd.
- V<sub>CCB</sub>/V<sub>CCA</sub> are not the same as V<sub>ref\_B</sub> or V<sub>ref\_A</sub>: V<sub>CCB</sub> refers to the B-side supply voltage supplied to the LSF device, while V<sub>ref\_B</sub> refers to the voltage at the V<sub>ref\_B</sub> pin (pin 7 of Figure 9-1) on the other side of the 200k resistor.

## 9.2 Typical Applications

## 9.2.1 Open-Drain Interface (I<sup>2</sup>C, PMBus, SMBus, and GPIO)




Figure 9-1. Typical Application Circuit for Open-Drain Translation (MDIO Shown as an Example)

## 9.2.1.1 Design Requirements

#### 9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

In the previous figure,  $V_{ref\_B}$  is connected through a 200-k $\Omega$  resistor to a 3.3 V power supply and  $V_{ref\_A}$  is set to 1.8 V. The A1 and A2 channels have a maximum output voltage equal to  $V_{ref\_A}$  and the B1 and B2 channels have has a maximum output voltage equal to  $V_{PIJ}$ .

The LSF family has an EN input that is used to disable the device by setting EN LOW, placing all I/Os in the high-impedance state. Since the LSF family of devices are switch-type voltage translators, the power consumption is very low. TI recommends always enabling the LSF family for bidirectional applications (I<sup>2</sup>C, SMBus, PMBus, or MDIO).

**Table 9-2. Application Operating Condition** 

	PARAMETER	MIN	TYP MAX	UNIT
V <sub>ref_A</sub> (1)	reference voltage (A)	0.65	5.5	V
V <sub>ref_B</sub>	reference voltage (B)	V <sub>ref_A</sub> + 0.8	5.5	V
V <sub>I(EN)</sub>	input voltage on EN pin	V <sub>ref_A</sub> + 0.8	5.5	V
V <sub>PU</sub>	pull-up supply voltage	0	$V_{ref\_B}$	V

(1) V<sub>ref A</sub> is required to be the lowest voltage level across all inputs and outputs.

#### Note

The 200 k $\Omega$ , bias resistor is required to allow V<sub>ref\_B</sub> to regulate the EN input and properly bias the device for translation.

#### 9.2.1.1.2 Bias Circuitry

For proper operation,  $V_{CCA}$  must always be at least 0.8 V less than  $V_{CCB}$  ( $V_{CCA}$  + 0.8  $\leq$   $V_{CCB}$ ). The 200 k $\Omega$  bias resistor is required to allow  $V_{ref\_B}$  to regulate the EN input and properly bias the device for translation. A 0.1  $\mu$ F capacitor is recommended for providing a path from  $V_{ref\_B}$  to ground for high frequency noise.  $V_{ref\_B}$  and  $V_{I(EN)}$  are recommended to be 1.0 V higher than  $V_{ref\_A}$  for best signal integrity.

Attempting to drive the EN pin directly with a push-pull output device is a very common design error with the LSF0108 series of devices. It is also very important to note that current does flow into the A-side voltage supply during normal operation. Not all voltage sources can sink current, so be sure that applicable designs can handle this current. For more design details, see the *Understanding the Bias Circuit for the LSF Family* video.




Figure 9-2. Bias Circuitry Inside the LSF010x-Q1 Device

## 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Bidirectional Translation

For the bidirectional translation configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to  $V_{ref\_B}$  and both pins must be pulled up to the HIGH side  $V_{CCB}$  through a bias resistor (typically 200 k $\Omega$ ). This allows  $V_{ref\_B}$  to regulate the EN input and bias the channels for proper translation. A filter capacitor on  $V_{ref\_B}$  is recommended for a stable supply at the device. The controller output driver can be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to  $V_{PU}$ ).

#### Note

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW bus contention in either direction. If both outputs are open-drain, no direction control is needed.

### 9.2.1.2.2 Pull-Up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a voltage drop of 260 mV to 350 mV to have a valid LOW signal on the downstream channel. If the current through the pass transistor is higher than 15 mA, the voltage drop is also higher in the ON state. To set the current through each pass transistor at 15 mA, calculate the pull-up resistor value using the following equation:

$$Rpu = \frac{(Vpu - 0.35 V)}{0.015 A} \tag{3}$$

Table 9-3 provides resistor values, reference voltages, and currents at 8 mA, 5 mA, and 3 mA. The resistor value shown in the  $\pm$ 10% column (or a larger value) should be used to ensure that the voltage drop across the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF family device at 0.175 V, although the 15 mA applies only to current flowing through the LSF family device. The device driving the low state at 0.175 V must sink current from one or more of the pull-up resistors and maintain  $V_{OL}$ . A decrease in resistance will increase current, and thus result in increased  $V_{OL}$ .

Table 5-6. I dil-op Resistor Values									
V <sub>PU</sub> <sup>(1)</sup> <sup>(2)</sup>	8 r	n <b>A</b>	5 r	nA	3 mA				
	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)			
5 V	581	639	930	1023	1550	1705			
3.3 V	369	406	590	649	983	1082			
2.5 V	269	296	430	473	717	788			
1.8 V	181	199	290	319	483	532			
1.5 V	144	158	230	253	383	422			
1.2 V	106	117	170	187	283	312			

Table 9-3. Pull-Up Resistor Values

- (1) Calculated for V<sub>OL</sub> = 0.35 V
- (2) Assumes output driver V<sub>OL</sub> = 0.175 V at stated current
- (3) +10% to compensate for V<sub>DD</sub> range and resistor tolerance

## 9.2.1.3 Application Curve




Figure 9-3. Open Drain Translation (1.8 V to 3.3 V at 2.5 MHz)

#### 9.2.2 Mixed-Mode Voltage Translation

The supply voltage  $(V_{PU})$  for each channel can be individually set with a pull-up resistor. Figure 9-4 shows an example of this mixed-mode multi-voltage translation. For additional details on multi-voltage translation, see the *Multi-voltage Translation with the LSF Family* video.

With the  $V_{ref\_B}$  pulled up to 5 V and  $V_{ref\_A}$  connected to 1.8 V, all channels will be clamped to 1.8 V at which point a pullup can be used to define the high level voltage for a given channel.

- Push-Pull Down Translation (5 V to 1.8 V): Channel 1 is an example of this setup. When B1 is 5 V, A1 is clamped to 1.8 V, and when B1 is LOW, A1 is driven LOW through the switch.
- Push-Pull Up Translation (1.8 V to 5 V): Channel 2 is an example of this setup. When A2 is 1.8 V, the
  switch is high impedance and the B2 channel is pulled up to 5 V. When A2 is LOW, B2 is driven LOW through
  the switch.
- Push-Pull Down Translation (3.3 V to 1.8 V): Channels 3 and 4 are examples of this setup. When either B3 or B4 are driven to 3.3 V, A3 or A4 are clamped to 1.8 V, and when either B3 or B4 are LOW, A3 or A4 are driven LOW through the switch.
- Open-Drain Bidirectional Translation (3.3 V ↔ 1.8 V): Channels 5 through 8 are examples of this setup. These channels are for bidirectional operation for I<sup>2</sup>C and MDIO to translate between 1.8 V and 3.3 V with open-drain drivers.




Figure 9-4. Multi-Voltage Translation with the LSF010x-Q1

## 9.2.3 Single Supply Translation

Sometimes, an external device will have an unknown voltage that could be above or below the desired translation voltage, preventing a normal connection of the LSF. Resistors are added on the A side in place of the second supply in this case – this is an example of when LSF single supply operation is utilized, shown in Figure 9-5. In the following figure, a single 3.3 V supply is used to translate between a 3.3 V device and a device that can change between 1.8 V and 5.0 V. R1 and R2 are added in place of the second supply. Note that due to some current coming out of the  $V_{\text{ref}}$  A pin, this cannot be treated as a simple voltage divider.






Figure 9-5. Single Supply Translation with 3.3 V Supply

The steps to select the resistor values for R1 and R2 are as follows:

- 1. Select a value for R1. Typically, 1  $M\Omega$  is used to reduce current consumption.
- 2. Plug in values for your system into the following equation. Note that V<sub>ref\_A</sub> is the lowest voltage in the system. V<sub>CCB</sub> is the primary supply and R1 is the selected value from step 1.

$$R_2 = \frac{200(10^3) \times R_1 \times V_{REFA}}{(200(10^3) + R_1)(V_{CCB} - V_{REFA}) - 0.85 \times R_1}$$
(4)

The single supply used must be at least 0.8 V larger than the lowest desired translation voltage. The voltage at  $V_{ref\_A}$  must be selected as the lowest voltage to be used in the system. The LSF evaluation module (LSF-EVM) contains unpopulated pads to place R1 and R2 for single supply operation testing. For an example single supply translation schematic and details, see the *Single Supply Translation with the LSF Family* video.

## 9.2.4 Voltage Translation for $V_{ref\ B} < V_{ref\ A} + 0.8\ V$

As described in the *Enable, Disable, and Reference Voltage Guidelines* section, it is generally recommended that  $V_{ref\_B} > V_{ref\_A} + 0.8 \text{ V}$ ; however, the device can still operate in the condition where  $V_{ref\_B} < V_{ref\_A} + 0.8 \text{ V}$  as long as additional considerations are made for the design.

**Typical Operation (V**<sub>ref\_B</sub> > V<sub>ref\_A</sub> + 0.8 V): in this scenario, pullup resistors are not required on the A-side for proper down-translation as is shown for channels 1 and 2 of Figure 9-4. The typical operating mode of the device ensures that when down translating from B to A, the A-side I/O ports will clamp at  $V_{ref_A}$  to provide proper voltage translation. For further explanation of device operation, see the *Down Translation with the LSF Family* video.

**Requirements for V**<sub>ref\_B</sub> < **V**<sub>ref\_A</sub> + **0.8 V Operation:** in this scenario, there is not a large enough voltage difference between V<sub>ref\_A</sub> and V<sub>ref\_B</sub> to ensure that the A side I/O ports will be clamped at V<sub>ref\_A</sub>, but rather at a voltage approximately equal to V<sub>ref\_B</sub> - 0.8 V. For example, if V<sub>ref\_B</sub> = 1.8 V and V<sub>ref\_A</sub> = 1.2 V, the A-side I/Os will clamp to a voltage around 1.0 V. Therefore, to operate in such a condition, the following additional design considerations must be met:

- V<sub>ref B</sub> must be greater than V<sub>Ref A</sub> during operation (V<sub>ref B</sub> > V<sub>ref A</sub>)
- Pullup resistors should be populated on A-side I/O ports to ensure the line will be fully pulled up to the desired voltage.

Figure 9-6 shows an example of this setup, where 1.2 V  $\leftrightarrow$  1.8 V translation is achieved with the LSF0108. This type of setup also applies for other voltage nodes such as 1.8 V  $\leftrightarrow$  2.5 V, 1.05 V  $\leftrightarrow$  1.5 V, and others as long as the *Recommended Operating Conditions* table is followed.




Figure 9-6. 1.2 V to 1.8 V Level Translation with LSF010x



## 10 Power Supply Recommendations

There are no power sequence requirements for the LSF family. Table 10-1 provides recommended operating voltages for all supply and input pins.

<b>Table 10-1</b>	. Recommended	Operating	Voltages
-------------------	---------------	-----------	----------

	PARAMETER	MIN	TYP MAX	UNIT
V <sub>ref_A</sub> (1)	reference voltage (A)	0.65	5.5	V
V <sub>ref_B</sub>	reference voltage (B)	V <sub>ref_A</sub> + 0.8	5.5	V
V <sub>I(EN)</sub>	input voltage on EN pin	V <sub>ref_A</sub> + 0.8	5.5	V
V <sub>PU</sub>	pull-up supply voltage	0	$V_{ref\_B}$	V

<sup>(1)</sup>  $V_{ref\ A}$  is required to be the lowest voltage level across all inputs and outputs.

## 11 Layout

## 11.1 Layout Guidelines

Because the LSF family is a switch-type level translator, the signal integrity is highly related with a pull-up resistor and PCB capacitance condition.

- · Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- · Place LSF device close to the high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of the transmitter.

## 11.2 Layout Example

LSF010x




Figure 11-1. Short Trace Layout



Figure 11-2. Device Placement



## 12 Device and Documentation Support

## 12.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, LSF Translator Family Evaluation Module user's guide
- Texas Instruments, Biasing Requirements for TXS, TXB, and LSF Auto-Bidirectional Translators application note
- Texas Instruments, Voltage Level Translation with the LSF Family application note
- The Logic Minute Video Training Series on Understanding the LSF Family of Devices:
  - Texas Instruments, Introduction Voltage Level Translation with the LSF Family
  - Texas Instruments, Understanding the Bias Circuit for the LSF Family
  - Texas Instruments, Using the Enable Pin with the LSF Family
  - Texas Instruments, Translation Basics with the LSF Family
  - Texas Instruments, Down Translation with the LSF Family
  - Texas Instruments, Up Translation with the LSF Family
  - Texas Instruments, Multi-Voltage Translation with the LSF Family
  - Texas Instruments, Single Supply Translation with the LSF Family

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 28-Nov-2023

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0108DGSR	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	` '	Level-1-260C-UNLIM	-40 to 125	LSF08	Samples
LSF0108PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LSF0108	Samples
LSF0108RKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	LSF0108	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.





28-Nov-2023 www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LSF0108:

• Automotive : LSF0108-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



## **PACKAGE MATERIALS INFORMATION**

**NSTRUMENTS** 

www.ti.com 24-Apr-2023

## TAPE AND REEL INFORMATION





	· · · · · · · · · · · · · · · · · · ·
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LSF0108DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
LSF0108PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LSF0108RKSR	VQFN	RKS	20	3000	177.8	12.4	2.73	4.85	1.03	4.0	12.0	Q1



www.ti.com 24-Apr-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LSF0108DGSR	VSSOP	DGS	20	5000	356.0	356.0	35.0
LSF0108PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
LSF0108RKSR	VQFN	RKS	20	3000	202.0	201.0	28.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



2.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)