



# INA145

For most current data sheet and other product information, visit www.burr-brown.com

# Programmable Gain DIFFERENCE AMPLIFIER

### **FEATURES**

- DIFFERENTIAL GAIN = 1V/V TO 1000V/V: Set with External Resistors
- LOW QUIESCENT CURRENT: 570μA
- WIDE SUPPLY RANGE: Single Supply: 4.5V to 36V Dual Supplies: ±2.25V to ±18V
- HIGH COMMON-MODE VOLTAGE: +8V at  $V_s = +5V$  $\pm 28V$  at  $V_s = \pm 15V$
- LOW GAIN ERROR: 0.01%
- HIGH CMR: 86dB
- SO-8 PACKAGE

### **APPLICATIONS**


- CURRENT SHUNT MEASUREMENTS
- SENSOR AMPLIFIER
- DIFFERENTIAL LINE RECEIVER
- BATTERY POWERED SYSTEMS

## DESCRIPTION

The INA145 is a precision, unity-gain difference amplifier consisting of a precision op amp and onchip precision resistor network. Two external resistors set the gain from 1V/V to 1000V/V. The input common-mode voltage range extends beyond the positive and negative rails.

On-chip precision resistors are laser-trimmed to achieve accurate gain and high common-mode rejection. Excellent TCR tracking of these resistors assures continued high precision over temperature.

The INA145 is available in the SO-8 surface-mount package specified for the extended industrial temperature range,  $-40^{\circ}$ C to  $+85^{\circ}$ C.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

Printed in U.S.A. March, 2000

## SPECIFICATIONS: $V_s = \pm 2.25V$ to $\pm 18V$

### Boldface limits apply over the specified temperature range, $T_A$ = -40°C to +85°C

At  $T_A = +25^{\circ}C$ , G = 1,  $R_L = 10k\Omega$  connected to ground and ref pin connected to ground unless otherwise noted.

			INA145UA		
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE, V <sub>o</sub> Input Offset Voltage vs Temperature ΔV <sub>os</sub>	$RTI^{(1, 2)}$ V <sub>CM</sub> = V <sub>O</sub> = 0V	9	±0.2 ee Typical Cur	±1	mV
vs Power Supply PS vs Time			±20 ±0.3	±60	μV/V μV/mo
Offset Voltage, V <sub>01</sub>	RTI <sup>(1, 2)</sup>		±0.3 ±0.4		mV
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection CN Over Temperature	$ \begin{array}{c} & (V_{IN}+)-(V_{IN}-)=0V, \ V_O=0\\ V_{CM}=2(V-) \ to \ 2(V+)-2V, \ R_S \\ V_S=\pm 15V \end{array} $		86 <b>80</b>	2(V+) -2	V dB dB
INPUT BIAS CURRENT <sup>(2)</sup> Bias Current Offset Current	$V_{CM} = V_S/2$		±50 ±5		nA nA
INPUT IMPEDANCE Differential (non-inverting input) Differential (inverting input) Common-Mode			80 27 40		kΩ kΩ kΩ
NOISE Voltage Noise, f = 0.1Hz to 10Hz Voltage Noise Density, f = 1kHz	RTI <sup>(1, 3)</sup>		2 90		μVp-p nV/√Hz
GAIN Gain Equation Initial <sup>(1)</sup>			G = 1  to  1000 $G = 1 + R_{G2}/R_{C}$   1	G1	V/V V/V
Gain Error vs Temperature	$R_{L} = 100kΩ, V_{O} = (V-)+0.15 to (V+)$ $R_{L} = 100kΩ, V_{O} = (V-)+0.25 to (V+)$ $R_{L} = 10kΩ, V_{O} = (V-)+0.3 to (V+)-1.$	–1, G = 1	±0.01 ± <b>2</b> ±0.01	±0.1 ± <b>10</b> ±0.1	% ppm/°C %
vs Temperature Nonlinearity	$R_L = 10k\Omega$ , $V_O = (V-)+0.5$ to (V+)-1 $R_L = 10k\Omega$ , $V_O = (V-)+0.3$ to (V+)-1.	25, G = 1	<b>±2</b> ±0.0002	±10 ±0.005	ppm/°C % of FS
FREQUENCY RESPONSE Small Signal Bandwidth	G = 1 G = 10		500 50		kHz kHz
Slew Rate Settling Time, 0.1%	G = 1, 10V Step		0.45 40		V/μs μs
0.01% Overload Recovery	G = 1, 10V Step 50% Input Overload		90 40		μs μs
OUTPUT, V <sub>o</sub> Voltage Output Over Temperature	$R_{L} = 100k\Omega, G = 1$ $R_{L} = 100k\Omega, G = 1$ $R_{L} = 10k\Omega, G = 1$	(V–) + 0.15 (V–) + 0.25 (V–) + 0.3		(V+) − 1 (V+) − 1 (V+) − 1.25	V V V
Over Temperature Short-Circuit Current Capacitive Load	R <sub>L</sub> = 10kΩ, G = 1 Continuous to Common Stable Operation	(V–) + 0.5	±15 1000	(V+) – 1.25	V mA pF
POWER SUPPLY Specified Voltage Range, Dual Supplies Operating Voltage Range Quiescent Current Over Temperature	V <sub>IN</sub> = 0, I <sub>O</sub> = 0	±2.25 ±1.35	±570	±18 ±18 ±700 ± <b>800</b>	V V μΑ
TEMPERATURE RANGE Specified Range Operating Range		40 55		+85 +125	°C °C
Storage Range Thermal Resistance	AL	-55	150	+125	°C °C/W

NOTES: (1) Referred to input pins ( $V_{IN}$ + and  $V_{IN}$ -), Gain = 1V/V. Specified with 10k $\Omega$  in feedback of A2. (2) Input offset voltage specification includes effects of amplifier's input bias and offset currents. (3) Includes effects of input bias current noise and thermal noise contribution of resistor network.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

\_



## SPECIFICATIONS: $V_s = +5V$ Single Supply

### Boldface limits apply over the specified temperature range, $T_A$ = –40°C to +85°C

At  $T_A = +25^{\circ}C$ , G = 1,  $R_L = 10k\Omega$  connected to ground and ref pin connected to 2.5V unless otherwise noted.

			INA145UA			
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS	
OFFSET VOLTAGE, V₀ V₀s   Input Offset Voltage V₀s   vs Temperature ΔV₀s/ΔT   vs Power Supply Rejection Ratio PSRR   vs Time Offset Voltage, V₀1	RTI <sup>(1, 2)</sup> $V_{CM} = V_{O} = 2.5V$ $V_{S} = \pm 1.35V$ to $\pm 18V$ RTI <sup>(1, 2)</sup>	s	±0.35 ee Typical Cur ±20 ±0.3 ±0.55	±1 ve ±60	mV μV/°C μV/mo mV	
INPUT VOLTAGE RANGE       Common-Mode Voltage Range <sup>(3)</sup> V <sub>CM</sub> Common-Mode Rejection Ratio     CMRR       Over Temperature     CMRR	$V_{IN}$ + - $V_{IN}$ - = 0V, $V_O$ = 2.5V $V_{CM}$ = -2.5V to +5.5V, $R_S$ = 0 $\Omega$	-2.5 76	86 <b>80</b>	5.5	V dB dB	
INPUT BIAS CURRENT <sup>(2)</sup> Bias Current I <sub>B</sub> Offset Current I <sub>OS</sub>			±50 ±5		nA nA	
INPUT IMPEDANCE Differential (non-inverting input) Differential (inverting input) Common-Mode			80 27 40		kΩ kΩ kΩ	
NOISEVoltage Noise, f = 0.1Hz to 10HzVoltage Noise Density, f = 1kHz $e_n$	RTI <sup>(1, 4)</sup>		2 90		μVp-p nV/√Hz	
GAIN Gain Equation Initial <sup>(1)</sup> Gain Error vs Temperature vs Temperature Nonlinearity	$\begin{split} R_{L} &= 100k\Omega, \ V_{O} = 0.15V \ to \ 4V, \ G = 1 \\ R_{L} &= 100k\Omega, \ V_{O} = 0.25V \ to \ 4V, \ G = 1 \\ R_{L} &= 10k\Omega, \ V_{O} = 0.3V \ to \ 3.75V, \ G = 1 \\ R_{L} &= 10k\Omega, \ V_{O} = 0.5V \ to \ 3.75V, \ G = 1 \\ R_{L} &= 10k\Omega, \ V_{O} = +0.3 \ to \ +3.75, \ G = 1 \end{split}$		$\begin{vmatrix} G = 1 \text{ to } 1000 \\ G = 1 + R_{G2}/R_G \\ 1 \\ \pm 0.01 \\ \pm 2 \\ \pm 0.01 \\ \pm 2 \\ \pm 0.01 \\ \pm 2 \\ \pm 0.001 \end{vmatrix}$		V/V V/V V/V % ppm/°C % ppm/°C % of FS	
FREQUENCY RESPONSE Small Signal Bandwidth Slew Rate Settling Time, 0.1% 0.01% Overload Recovery	G = 0.1 G = 1 G = 1, 10V Step G = 1, 10V Step 50% Input Overload		500 50 0.45 40 90 40		kHz kHz V/μs μs μs μs	
OUTPUT, V <sub>o</sub> Voltage Output Over Temperature Over Temperature Short-Circuit Current Capacitive Load	$\begin{array}{l} R_L = 100 k\Omega, \ G = 1 \\ R_L = 100 k\Omega, \ G = 1 \\ R_L = 10 k\Omega, \ G = 1 \\ R_L = 10 k\Omega, \ G = 1 \\ R_L = 10 k\Omega, \ G = 1 \\ Continuous to Common \\ Stable Operation \end{array}$	0.15 <b>0.25</b> 0.3 <b>0.5</b>	±15 1000	4 <b>4</b> 3.75 <b>3.75</b>	V V V mA pF	
POWER SUPPLY Specified Voltage Range, Single Supply Operating Voltage Range Quiescent Current Over Temperature	V <sub>IN</sub> = 0, I <sub>O</sub> = 0	+4.5 +2.7	550	+36 +36 700 <b>800</b>	V V μΑ μΑ	
TEMPERATURE RANGE     Specified Range     Operating Range     Storage Range     Thermal Resistance     θ <sub>JA</sub>		40 55 55	150	+85 +125 +125	°C °C °C W/2°	

NOTES: (1) Referred to input pins ( $V_{IN}$ + and  $V_{IN}$ -), Gain = 1V/V. Specified with 10k $\Omega$  in feedback of A2. (2) Input offset voltage specification includes effects of amplifier's input bias and offset currents. (3) Common-mode voltage range with single supply is 2(V+) – 2V –  $V_{REF}$  to  $-V_{REF}$ . (4) Includes effects of input current noise and thermal noise contribution of resistor network.




## **AMPLIFIER A1, A2 PERFORMANCE**

### Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

At  $T_A = +25^{\circ}C$ , G = 1,  $R_L = 10k\Omega$  connected to ground and ref pin connected to ground unless otherwise noted.

				INA145UA	INA145UA					
PARAMETER		CONDITION	MIN	ТҮР	MAX	UNITS				
OFFSET VOLTAGE, Vo		RTI <sup>(1, 2)</sup>								
Input Offset Voltage	V <sub>os</sub>	$V_{S} = \pm 15V, V_{CM} = V_{O} = 0V$		±0.5		mV				
vs Temperature	$\Delta V_{OS} / \Delta T$			±1		μV/°C				
INPUT VOLTAGE RANGE										
Common-Mode Voltage Range	V <sub>CM</sub>	$V_{IN} + - V_{IN} - = 0V, V_O = 0V$		(V–) to (V+) –1		V				
Common-Mode Rejection Ratio	CMRR	$V_{CM} = (V-)$ to $(V+) -1$		90		dB				
OPEN-LOOP GAIN										
Open Loop Gain	A <sub>OL</sub>			110		dB				
INPUT BIAS CURRENT <sup>(2)</sup>										
Bias Current	I <sub>B</sub>			±50		nA				
Offset Current	I <sub>OS</sub>			±5		nA				
RESISTOR AT A1 OUTPUT, V01										
Initial				10		kΩ				
Error				±0.2		%				
Temperature Drift Coefficient				±50		ppm/°C				

#### **PIN CONFIGURATION**



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage, V+ to V	
Signal Input Terminals, Voltage	±80V
Current	±1mA
Output Short Circuit (to ground)	Continuous
Operating Temperature	–55°C to +125°C
Storage Temperature	–55°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+240°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
INA145UA	SO-8	182	-40°C to +85°C	INA145UA	INA145UA	Rails
"	"	"	"	"	INA145UA/2K5	Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA145UA/2K5" will get a single 2500-piece Tape and Reel.







This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


## **TYPICAL PERFORMANCE CURVES**


At  $T_A = +25^{\circ}$ C,  $V_S = \pm 15$ V, G = 1,  $R_L = 10$ k $\Omega$  connected to ground and Ref pin connected to ground, unless otherwise noted.













0.1Hz to 10Hz VOLTAGE NOISE (RTI)





## **TYPICAL PERFORMANCE CURVES (Cont.)**


At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 15V$ , G = 1,  $R_L = 10k\Omega$  connected to ground and Ref pin connected to ground, unless otherwise noted.





## **TYPICAL PERFORMANCE CURVES (Cont.)**

At  $T_A = +25^{\circ}$ C,  $V_S = \pm 15$ V, G = 1,  $R_L = 10$ k $\Omega$  connected to ground and Ref pin connected to ground, unless otherwise noted.





## **APPLICATION INFORMATION**

The INA145 is a programmable gain difference amplifier consisting of a gain of 1 difference amplifier and a programmable-gain output buffer stage. Basic circuit connections are shown in Figure 1. Power supply bypass capacitors should be connected close to pins 4 and 7, as shown. The amplifier is programmable in the range of G = 1 to G = 1000 with two external resistors.

The output of A1 is connected to the noninverting input of A2 through a  $10k\Omega$  resistor which is trimmed to  $\pm 1\%$  absolute accuracy. The A2 input is available for applications such as a filter or a precision current source. See application figures for examples.

#### **OPERATING VOLTAGE**

The INA145 is fully specified for supply voltages from  $\pm 2.25$ V to  $\pm 18$ V, with key parameters guaranteed over the temperature range  $-40^{\circ}$ C to  $+85^{\circ}$ C. The INA145 can be operated with single or dual supplies, with excellent performance. Parameters that vary significantly with operating voltage, load conditions, or temperature are shown in the typical performance curves.

#### SETTING THE GAIN

The gain of the INA145 is set by using two external resistors,  $R_{G1}$  and  $R_{G2}$ , according to the equation:

$$\mathbf{G} = 1 + \mathbf{R}_{\mathrm{G2}} / \mathbf{R}_{\mathrm{G1}}$$

For a total gain of 1, A2 is connected as a buffer amplifier with no  $R_{G1}$ . A feedback resistor,  $R_{G2} = 10k\Omega$ , should be used in the buffer connection. This provides bias current cancellation (in combination with internal  $R_5$ ) to assure specified offset voltage performance. Commonly used values are shown in the table of Figure 1. Resistor values for other gains should be chosen to provide a  $10k\Omega$  parallel resistance.

#### **COMMON-MODE RANGE**

The input resistors of the INA145 provides an input common-mode range that extends well beyond the power supply rails. Exact range depends on the power supply voltage and the voltage applied to the Ref terminal (pin 1). To assure proper operation, the voltage at the non-inverting input of A1 (an internal node) must be within its linear operating range. Its voltage is determined by the simple 1:1 voltage divider between pin 3 and pin 1. This voltage must be between V- and (V+) – 1V.




FIGURE 1. Basic Circuit Connections.



#### **OFFSET TRIM**

The INA145 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the offset voltage. A voltage applied to the Ref terminal will be summed with the output signal. This can be used to null offset voltage. To maintain good common-mode rejection, the source impedance of a signal applied to the Ref terminal should be less than  $10\Omega$  and a resistor added to the positive input terminal should be 10 times that, or  $100\Omega$ . Alternatively, the trim voltage can be buffered with an op amp such as the OPA277.

#### **INPUT IMPEDANCE**

The input impedance of the INA145 is determined by the input resistor network and is approximately  $40k\Omega$ . The source impedance at the two input terminals must be nearly equal to maintain good common-mode rejection. A  $5\Omega$  mismatch in impedance between the two inputs will cause the typical common-mode rejection to be degraded to approximately 72dB. Figure 7 shows a common application measuring power supply current through a shunt resistor. The source impedance of the shunt resistor,  $R_S$ , is balanced by an equal compensation resistor,  $R_C$ .

Source impedances greater than  $300\Omega$  are not recommended, even if they are perfectly matched. Internal resistors are laser trimmed for accurate ratios, not to absolute values. Adding equal resistors greater than  $300\Omega$  can cause a mismatch in the total resistor ratios, degrading CMR.




FIGURE 2. Optional Offset Trim Circuit.





FIGURE 3. Measuring Current with Shunt Resistor.



BURR - BROWN®






FIGURE 4. Noise Filtering.

FIGURE 5. Creating Gains Less Than Unity.




FIGURE 6. Clamp Circuits.



- -




FIGURE 7. Current Monitor, G = 1.




FIGURE 8. Comparator Output with Optional Hysteresis Application to Sense Lamp Burn-Out.





FIGURE 9. AC Coupling (DC Restoration).









#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
INA145UA	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA	
										145UA	
INA145UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		INA	Samples
										145UA	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM

14-Sep-2023




Texas

**NSTRUMENTS** 

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are non	ninal
-------------------------	-------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA145UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Γ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	INA145UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0

Pack Materials-Page 2

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
INA145UA	D	SOIC	8	75	506.6	8	3940	4.32

Pack Materials-Page 3

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)