











#### TPS22910A, TPS22912C, TPS22913B, TPS22913C

SLVSB49F - NOVEMBER 2011 - REVISED JANUARY 2015

# TPS2291xx Ultra-small, Low On Resistance Load Switch With Controlled Turn-on

#### **Features**

- Integrated Single Load Switch
- Four Pin Wafer-Chip-Scale Package (Nom)
  - 0.9 mm × 0.9 mm, 0.5-mm Pitch, 0.5-mm Height (YZV)
- Input Voltage Range: 1.4 V to 5.5 V
- Low ON-Resistance
  - r<sub>ON</sub> = 60 mΩ at VIN = 5 V
  - $r_{ON} = 61 \text{ m}\Omega \text{ at VIN} = 3.3 \text{ V}$
  - r<sub>ON</sub> = 74 mΩ at VIN = 1.8 V
  - r<sub>ON</sub> = 84 mΩ at VIN = 1.5 V
- 2-A Maximum Continuous Switch Current
- Low Threshold Control Input
- Controlled Slew-rate
- Under-Voltage Lock Out
- Full-Time Reverse Current Protection
- Quick Output Discharge Transistor (TPS22913B/C Devices)

#### **Applications**

- Notebook Computer and Ultrabook™
- Tablets and Set-Top-Boxes
- Portable Industrial / Medical Equipment
- Portable Media Players
- Point Of Sale Pins
- **GPS Navigation Devices**
- **Digital Cameras**
- Portable Instrumentation
- Smartphones / Wireless Handsets

#### 3 Description

The TPS22910A, TPS22912C, and TPS22913B/C are small, low ron load switches with controlled turn on. The device contains a P-channel MOSFET that can operate over an input voltage range of 1.4 V to 5.5 V. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with lowvoltage GPIO control signals.

The TPS22910A, TPS22912C, and TPS22913B/C devices provide reverse current protection in ON and OFF states. An internal reverse voltage comparator disables the power-switch when the output voltage (V<sub>OUT</sub>) is driven higher than the input voltage (V<sub>IN</sub>), by V<sub>RCP</sub>, to quickly (10 μs typ) stop the flow of current towards the input side of the switch. Reverse current protection is always active, even when the powerswitch is disabled. Additionally, under-voltage lockout (UVLO) protection turns the switch off if the input voltage is too low.

The TPS22913B/C contains a 150-Ω on-chip load resistor for quick output discharge when the switch is turned off.


This family of devices have various slew rate options to avoid inrush current (see Device Comparison Table for details), are available in an ultra-small, 4-pin WCSP packages, and are space-saving characterized for operation over the temperature range of -40°C to 85°C.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22910A		
TPS22912C	DCDCA (4)	0.00
TPS22913B	DSBGA (4)	0.90 mm × 0.90 mm
TPS22913C		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## Simplified Schematic



#### On-State Resistance vs Input Voltage





#### **Table of Contents**

1	Features 1	10	Detailed Description	18
2	Applications 1		10.1 Overview	18
3	Description 1		10.2 Functional Block Diagram	18
4	Simplified Schematic1		10.3 Feature Description	18
5	Revision History2		10.4 Device Functional Modes	19
6	Device Comparison Table	11	Application and Implementation	20
7	Pin Configuration and Functions 3		11.1 Application Information	
8	Specifications4		11.2 Typical Application	20
Ū	8.1 Absolute Maximum Ratings		Power Supply Recommendations	
	8.2 ESD Ratings	13	Layout	30
	8.3 Recommended Operating Conditions		13.1 Layout Guidelines	30
	8.4 Thermal Information		13.2 Layout Example	
	8.5 Electrical Characteristics		13.3 Thermal Considerations	30
	8.6 Switching Characteristics, Typical	14	Device and Documentation Support	31
	8.7 Typical DC Characteristics		14.1 Related Links	31
	8.8 Typical AC Characteristics, TPS22910A		14.2 Trademarks	31
	8.9 Typical AC Characteristics, TPS22912C		14.3 Electrostatic Discharge Caution	31
	8.10 Typical AC Characteristics, TPS22913B		14.4 Glossary	31
	8.11 Typical AC Characteristics, TPS22913C	15	Mechanical, Packaging, and Orderable	
9	Parameter Measurement Information		Information	31
nan	Revision History  ges from Revision E (June 2014) to Revision F  pdated 'ON' pin description in the Pin Functions table			Page
	·			
	and from Deviation D (May 2014) to Deviation E			D
nan	ges from Revision D (May 2014) to Revision E			Page
U	pdated Switching Characteristics table			6
U	pdated Typical DC Characteristics section			7
U	pdated Timing Waveforms graphic			17
	pdated Application Curves section			
_	11			
				_
nan	ges from Revision C (May 2013) to Revision D			Page


Combined TPS22910A, TPS22912C, and TPS22913B/C datasheets.



### 6 Device Comparison Table

DEVICE	r <sub>ON</sub> (typ) at 3.3 V	RISE TIME at 3.3V (typ)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22910A	61 mΩ	1 μs	No	2 A	Active Low
TPS22912C	61 mΩ	1000 µs	No	2 A	Active High
TPS22913B	61 mΩ	66 µs	Yes	2 A	Active High
TPS22913C	61 mΩ	660 µs	Yes	2 A	Active High

## 7 Pin Configuration and Functions



**Table 1. Pin Assignments** 

В	ON	GND
Α	VIN	VOUT
	2	1

#### **Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
VOUT	A1	0	Switch output
VIN	A2	I	Switch input, use a bypass capacitor (ceramic) to ground.
GND	B1	_	Ground
ON	B2	1	Switch control input. Do not leave floating



#### 8 Specifications

#### 8.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
$V_{IN}$	Input voltage range	-0.3	6	٧
$V_{OUT}$	Output voltage range	-0.3	6	٧
$V_{ON}$	Input voltage range	-0.3	6	٧
I <sub>MAX</sub>	Maximum continuous switch current		2	Α
I <sub>PLS</sub>	Maximum pulsed switch current, pulse < 300 μs, 2% duty cycle		2.5	Α
T <sub>A</sub>	Operating free-air temperature range	-40	85	ů
$T_{J}$	Maximum junction temperature		125	ů
T <sub>stg</sub>	Storage temperature range	-65	150	°C

8.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

#### 8.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{IN}$	Input voltage range		1.4	5.5	V
V <sub>ON</sub>	ON voltage range	ON voltage range		5.5	V
V <sub>OUT</sub>	Output voltage range			$V_{IN}$	
V <sub>IH</sub>	High-level input voltage, ON	VIN = 1.4 V to 5.5 V	1.1	5.5	V
\/	Low-level input voltage, ON	VIN = 3.61 V to 5.5 V		0.6	V
$V_{IL}$		VIN = 1.4 V to 3.6 V		0.4	V
C <sub>IN</sub>	Input capacitor		1 <sup>(1)</sup>		μF

<sup>(1)</sup> Refer to the application section.

#### 8.4 Thermal Information

		TPS22910	TPS22912	TPS22913	
THERMAL METRIC <sup>(1)</sup>		CSP	CSP	CSP	UNIT
		4 PINS	4 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	189.1	189.1	189.1	
R <sub>θJCtop</sub>	Junction-to-case (top) thermal resistance	1.9	1.9	1.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.8	36.8	36.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.3	11.3	11.3	
ΨЈВ	Junction-to-board characterization parameter	36.8	36.8	36.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.



#### 8.5 Electrical Characteristics

The electrical characteristics in this section apply to all devices unless otherwise noted. For TPS22910A  $V_{ON}=0$  V where enabled and  $V_{ON}=V_{IN}$  where disabled. For TPS22912C and TPS22913B/C  $V_{ON}=V_{IN}$  where enabled and  $V_{ON}=0$  V where disabled.  $V_{IN}=1.4$  V to 5.5 V,  $V_{IN}=0.4$  V to 5.5 V,  $V_{IN}=0.4$  V unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		$I_{OUT} = 0$ mA, $V_{IN} = 5.25$ V, $V_{ON} = Enabled$			2	10	
		$I_{OUT} = 0$ mA, $V_{IN} = 4.2$ V, $V_{ON} = Enabled$		·	2	7.0	
I <sub>IN</sub>	Quiescent current	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.6 V, V <sub>ON</sub> = Enabled	Full		2	7.0	μΑ
		I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 2.5 V, V <sub>ON</sub> = Enabled			0.9	5	
		I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 1.5 V, V <sub>ON</sub> = Enabled		•	0.7	5	
		$R_L = 1 \text{ M}\Omega$ , $V_{IN} = 5.25 \text{ V}$ , $V_{ON} = \text{Disabled}$		•	1.2	10	
		$R_L = 1 \text{ M}\Omega$ , $V_{IN} = 4.2 \text{ V}$ , $V_{ON} = \text{Disabled}$			0.2	7.0	
I <sub>IN(off)</sub>	Off supply current	$R_L = 1 \text{ M}\Omega$ , $V_{IN} = 3.6 \text{ V}$ , $V_{ON} = \text{Disabled}$	Full		0.1	7.0	μΑ
		$R_L = 1 \text{ M}\Omega$ , $V_{IN} = 2.5 \text{ V}$ , $V_{ON} = \text{Disabled}$			0.1	5	
		$R_L = 1 \text{ M}\Omega$ , $V_{IN} = 1.5 \text{ V}$ , $V_{ON} = \text{Disabled}$		•	0.1	5	
		V <sub>OUT</sub> = 0 V, V <sub>IN</sub> = 5.25 V, V <sub>ON</sub> = Disabled		•	1.2	10	
		V <sub>OUT</sub> = 0 V, V <sub>IN</sub> = 4.2 V, V <sub>ON</sub> = Disabled		•	0.2	7.0	
I <sub>IN(Leakage)</sub>	Leakage current	V <sub>OUT</sub> = 0 V, V <sub>IN</sub> = 3.6 V, V <sub>ON</sub> = Disabled	Full	•	0.1	7.0	μΑ
, , ,		V <sub>OUT</sub> = 0 V, V <sub>IN</sub> = 2.5 V, V <sub>ON</sub> = Disabled		•	0.1	5	
		V <sub>OUT</sub> = 0 V, V <sub>IN</sub> = 1.5 V, V <sub>ON</sub> = Disabled			0.1	5	
		V <sub>IN</sub> = 5.25 V, I <sub>OUT</sub> = -200 mA	25°C	•	60	80	
			Full	•		110	
		V <sub>IN</sub> = 5.0 V, I <sub>OUT</sub> = -200 mA	25°C	•	60	80	mΩ
			Full	,		110	
		V <sub>IN</sub> = 4.2 V, I <sub>OUT</sub> = -200 mA	25°C	,	60	80	
			Full	,		110	
_	On resistance	V <sub>IN</sub> = 3.3 V, I <sub>OUT</sub> = -200 mA	25°C		60.7	80	
r <sub>ON</sub>	On-resistance		Full			110	
		V <sub>IN</sub> = 2.5 V, I <sub>OUT</sub> = -200 mA	25°C		63.4	90	
			Full	•		120	
		V 4.0.V I 000 mA	25°C	•	74.2	100	
		$V_{IN} = 1.8 \text{ V}, I_{OUT} = -200 \text{ mA}$	Full	•		130	
		V 45V L 000 mA	25°C	•	83.9	120	
		$V_{IN} = 1.5 \text{ V}, I_{OUT} = -200 \text{ mA}$	Full	•		150	
RPD <sup>(1)</sup>	Output pull down resistance	V <sub>IN</sub> = 3.3 V, I <sub>OUT</sub> = 30 mA, V <sub>ON</sub> = 0	25°C	•	153	200	Ω
UVLO	Under voltage lockout	$V_{IN}$ increasing, $V_{ON} = 0 \text{ V}$ , $I_{OUT} = -100 \text{ mA}$	Full			1.2	V
OVLO	Officer Voltage lockout	$V_{IN}$ decreasing, $V_{ON} = 0 \text{ V}$ , $R_L = 10 \Omega$	1 4"	0.50			V
I <sub>ON</sub>	ON input leakage current	$V_{ON} = 1.4 \text{ V to } 5.25 \text{ V or GND}$	Full			1	μA
	Reverse current voltage	TPS22910A, TPS22913B/C	-		44	-	•
$V_{RCP}$	threshold	TPS22912C			54		mV
t <sub>DELAY</sub>	Reverse current response delay	V <sub>IN</sub> = 5 V			10		μs
I <sub>RCP</sub> (leak)	Reverse current protection leakage after reverse current event.	V <sub>OUT</sub> - V <sub>IN</sub> > V <sub>RCP</sub>	25°C		0.3		μA

<sup>(1)</sup> Only applies to the TPS22913B/C devices




8.6 Switching Characteristics, Typical

	PARAMETER	TEST CONDITION	TPS22910A	TPS22912C	TPS22913B	TPS22913C	UNIT
VIN = 5	V, T <sub>A</sub> = 25°C (unless othe	rwise noted)	'				
t <sub>ON</sub>	Turn-ON time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	2	840	76	770	
t <sub>OFF</sub>	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	5.5	6.6	6.6	6.6	
t <sub>R</sub>	VOUT rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	1	912	82	838	μs
t <sub>F</sub>	VOUT fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	3	3	3	3	
VIN = 3	3.3 V, T <sub>A</sub> = 25°C (unless oth	nerwise noted)					
t <sub>ON</sub>	Turn-ON time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	2.5	1147	102	1048	
t <sub>OFF</sub>	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	7	8.6	8.5	8.6	
t <sub>R</sub>	VOUT rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	1	1030	97	980	μs
t <sub>F</sub>	VOUT fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	3.5	3	3	3	
VIN = 1	.5 V, T <sub>A</sub> = 25°C (unless oth	nerwise noted)					
t <sub>ON</sub>	Turn-ON time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	4.5	2513	234	2344	
t <sub>OFF</sub>	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	16.5	17.4	17	18	
t <sub>R</sub>	VOUT rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	2	1970	244	1823	μs
t <sub>F</sub>	VOUT fall time	$R_L = 10 \Omega, C_L = 0.1 \mu F$	7	6.5	6.5	6.5	1



#### 8.7 Typical DC Characteristics


The typical characteristics curves in this section apply to all devices unless otherwise noted.






#### **Typical DC Characteristics (continued)**

The typical characteristics curves in this section apply to all devices unless otherwise noted.






#### 8.8 Typical AC Characteristics, TPS22910A






#### Typical AC Characteristics, TPS22910A (continued)






#### 8.9 Typical AC Characteristics, TPS22912C






#### Typical AC Characteristics, TPS22912C (continued)






#### 8.10 Typical AC Characteristics, TPS22913B






#### Typical AC Characteristics, TPS22913B (continued)






#### 8.11 Typical AC Characteristics, TPS22913C





#### Typical AC Characteristics, TPS22913C (continued)





#### 9 Parameter Measurement Information





Figure 47. Timing Test Circuit



A. Rise and fall times of the control signal is 100 ns.

Figure 48. Timing Waveforms




#### 10 Detailed Description

#### 10.1 Overview

This family of devices are single channel, 2-A load switches in ultra-small, space saving 4-pin WCSP package. These devices implement a low resistance P-channel MOSFET with a controlled rise time for applications that need to limit the inrush current.

These devices are designed to have very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and BOM count.

#### 10.2 Functional Block Diagram



#### 10.3 Feature Description

#### 10.3.1 On/Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V, 3.3-V, or 5.5-V GPIO.

#### 10.3.2 Under-Voltage Lockout

Under-voltage lockout protection turns off the switch if the input voltage drops below the under-voltage lockout threshold (UVLO). With the ON pin active, the input voltage rising above the under-voltage lockout threshold will cause a controlled turn-on of the switch to limit current over-shoot.

Submit Documentation Feedback



#### **Feature Description (continued)**

#### 10.3.3 Full-Time Reverse Current Protection

In a scenario where  $V_{OUT}$  is greater than  $V_{IN}$ , there is potential for reverse current to flow through the pass FET or the body diode. The devices monitor  $V_{IN}$  and  $V_{OUT}$  voltage levels. When the reverse current voltage threshold  $(V_{RCP})$  is exceeded, the switch is disabled (within 10µs typ). Additionally, the body diode is disengaged so as to prevent any reverse current flow to VIN. The peak instantaneous reverse current is the current it takes to activate the reverse current protection. After the reverse current protection has activated due to the peak instantaneous reverse current, the DC (off-state) leakage current from  $V_{OUT}$  and  $V_{IN}$  is referred to as  $I_{RCP}$ (leak) (see Figure 49). The pass FET, and the output voltage  $(V_{OUT})$ , will resume normal operation when the reverse voltage scenario is no longer present.

The following formula can be used to calculate the amount of peak instantaneous reverse current for a particular application:

$$I_{RC} = \frac{V_{RCP}}{r_{ON(VIN)}}$$

Where.

 $I_{RC}$  is the amount of reverse current,

 $\mathbf{r}_{ON(VIN)}$  is the on-resistance at the VIN of the reverse current condition.

**V<sub>RCP</sub>** is the reverse voltage threshold.




Figure 49. Reverse Current

#### 10.4 Device Functional Modes

Table 2 describes what the VOUT pin will be connected to for a particular device as determined by the ON pin

**Table 2. VOUT Function Table** 

ON	ON TPS22910A		TPS22913B/C
L	VIN	Open	GND
Н	H Open		VIN



#### 11 Application and Implementation

#### 11.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

#### 11.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN condition of the device. Refer to the  $R_{ON}$  specification of the device in the Electrical Characteristics table of this datasheet. Once the  $R_{ON}$  of the device is determined based upon the VIN conditions, use Equation 1 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \tag{1}$$

Where,

 $\Delta V$  = Voltage drop from VIN to VOUT

 $I_{LOAD}$  = Load current

 $R_{ON}$  = On-resistance of the device for a specific  $V_{IN}$ 

An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

#### 11.1.2 On/Off Control

The ON pin controls the state of the switch. The ON pin has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

#### 11.1.3 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between  $V_{IN}$  and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### 11.1.4 Output Capacitor (Optional)

Due to the integrated body diode in the PMOS switch, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ . A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing VIN dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more  $V_{IN}$  dip upon turn-on due to inrush currents. This can be mitigated by using a device with a longer rise time.

#### 11.2 Typical Application




Figure 50. Typical Application



#### **Typical Application (continued)**

#### 11.2.1 Design Requirements

Design Parameter	Example Value
VIN	1.5 V to 5 V
CL	0.1 μF to 1 μF
Maximum Acceptable Inrush Current	1 A

#### 11.2.2 Detailed Design Procedure

#### 11.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to VIN voltage. This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current = 
$$C \times \frac{dv}{dt}$$
 (2)

Where,

C = Output capacitance

dv

dt = Output slew rate

The TPS22910A, TPS22912C, and TPS22913B/C offer several different rise time options to control the inrush current during turn-on. The appropriate device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. An output capacitance of  $1.0 \, \mu F$  will be used since the inrush follows the following equations:

$$1.0 A = 1.0 \mu F \times \frac{dv}{dt}$$
 (3)

$$\frac{dv}{dt} = 1 \text{ V/}\mu\text{s} \tag{4}$$

To ensure an inrush current of less than 1 A, a device with a slew rate less than 1 V/µs must be used

The TPS22910A has a typical rise time of 1  $\mu$ s at 3.3 V . This results in a slew rate of 3.3 V/ $\mu$ s which is above the 1 V/ $\mu$ s requirement meaning the TPS22910 could not be used to meet the design requirements.


The TPS22913B has a typical rise time of  $66 \mu s$  at 3.3 V. This results in a slew rate of  $50 \mu s$  which is below the 1 V/ $\mu s$  requirement; therefor, the TPS22913B could be used to meet the design requirements. The TPS22912C or TPS22913C have lower slew rates than the TPS22913B, so they could also be used, but the output would rise more slowly.




#### 11.2.3 Application Curves

#### 11.2.3.1 Typical Application Characteristics for TPS22910A

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.




#### www.ti.com






#### 11.2.3.2 Typical Application Characteristics for TPS22912C

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.



SLVSB49F - NOVEMBER 2011 - REVISED JANUARY 2015


# **INSTRUMENTS**






#### 11.2.3.3 Typical Application Characteristics For TPS22913B

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.



# TEXAS INSTRUMENTS


#### www.ti.com






#### 11.2.3.4 Typical Application Characteristics for TPS22913C

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.









#### 12 Power Supply Recommendations

The device is designed to operate with a VIN range of 1.4 V to 5.5 V.


#### 13 Layout

#### 13.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

#### 13.2 Layout Example

The figure below shows an example for these devices. Notice the connection to system ground between the  $V_{OUT}$  Bypass Capacitor ground and the GND pin of the load switch, this creates a ground barrier which helps to reduce the ground noise seen by the device.



O VIA to Power Ground Plane

#### 13.3 Thermal Considerations

The maximum IC junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}}$$
(5)

#### where

- P<sub>D(max)</sub> = maximum allowable power dissipation
- T<sub>J(max)</sub> = maximum allowable junction temperature
- T<sub>A</sub> = ambient temperature of the device
- θ<sub>JA</sub> = junction to air thermal impedance. See the *Thermal Information* section. This parameter is highly dependent upon board layout.



#### 14 Device and Documentation Support

#### 14.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS22910A	Click here	Click here	Click here	Click here	Click here
TPS22912C	Click here	Click here	Click here	Click here	Click here
TPS22913B	Click here	Click here	Click here	Click here	Click here
TPS22913C	Click here	Click here	Click here	Click here	Click here

#### 14.2 Trademarks

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

#### 14.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 14.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 26-Mar-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS22910AYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	75	Samples
TPS22910AYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	75	Samples
TPS22912CYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	78	Samples
TPS22912CYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	78	Samples
TPS22913BYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	64	Samples
TPS22913BYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	64	Samples
TPS22913CYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	76	Samples
TPS22913CYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	76	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.





www.ti.com 26-Mar-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Mar-2024

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are normina	<u>'</u>											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22910AYZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22910AYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22912CYZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22912CYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913BYZVR	DSBGA	YZV	4	3000	180.0	8.4	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913BYZVT	DSBGA	YZV	4	250	180.0	8.4	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913BYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913CYZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913CYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1



www.ti.com 23-Mar-2024




\*All dimensions are nominal

7th dimensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22910AYZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22910AYZVT	DSBGA	YZV	4	250	220.0	220.0	35.0
TPS22912CYZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22912CYZVT	DSBGA	YZV	4	250	220.0	220.0	35.0
TPS22913BYZVR	DSBGA	YZV	4	3000	182.0	182.0	20.0
TPS22913BYZVT	DSBGA	YZV	4	250	182.0	182.0	20.0
TPS22913BYZVT	DSBGA	YZV	4	250	220.0	220.0	35.0
TPS22913CYZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22913CYZVT	DSBGA	YZV	4	250	220.0	220.0	35.0

# YZV (S-XBGA-N4)

#### DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)