

具有 Eco-Mode 控制模式的 TPS5331x 8A 或 14A 高效 同步降压转换器

1 特性

- 转换输入电压范围: 1.5V 至 22V
- VDD 输入电压范围: 4.5V 至 25V
- 在电压为 12V 至 1.5V 且电流为 14A 时效率达 91%
- 输出电压范围: 0.6V 至 5.5V
- 5V LDO 输出
- 支持单轨输入
- 集成功率 MOSFET,持续输出电流达 8A (TPS53318) 或 14A (TPS53319)
- 自动跳跃 Eco-mode™ 可提高轻负载效率
- 关断电流 < 110 μ A
- · D-CAP™ 模式可提供快速瞬态响应
- 可借助外部电阻器在 250kHz 至 1MHz 之间选择开 关频率
- 可选自动跳跃或仅 PWM 工作模式
- 内置 1% 0.6V 基准电压
- 0.7ms、1.4ms、2.8ms 和 5.6ms 可选内部电压伺 服器软启动
- 集成升压开关
- 预充电启动功能
- 具有热补偿的可调过流限制
- 过压、欠压、UVLO 和过热保护
- 支持所有陶瓷输出电容器
- 漏极开路电源正常状态指示
- 整合 NexFET™ 电源块技术
- 采用 PowerPAD™ 的 22 引脚 QFN (DQP) 封装

2 应用

- 服务器和存储
- 工作站和台式机
- 电信基础设施

3 说明

TPS53318 和 TPS53319 器件是集成 MOSFET、具有 D-CAP 模式的 8A 或 14A 同步开关。它们被设计用于 易于使用、低外部组件数量、和空间受限的电源系统。

这些器件特有精准的 1%, 0.6V 基准, 和集成的升压 开关。具有竞争力的特性示例包括: 1.5V 至 22V 宽转 换输入电压范围、超低的外部组件数、针对超快瞬变的 D-CAP™ 模式控制、自动跳跃模式运行、内部软启动 控制、可选频率并且无需补偿。


转换输入电压范围为 1.5V 至 22V, 电源电压范围为 4.5V 至 25V,输出电压范围为 0.6V 至 5.5V。

这些器件采用 5mm x 6mm 22 引脚 QFN 封装,额定 运行温度范围为 - 40°C 至 85°C。

器件信息(1)

器件型号	封装	封装尺寸(标称值)		
TPS53318	LSON-CLIP (22)	6.00mm x 5.00mm		
TPS53319	L30N-OLIF (22)	0.0011111 x 3.0011111		

如需了解所有可用封装,请参阅数据表末尾的封装选项附录部 分。



简化应用



Table of Contents

1 特性	1 8.3 Feature Description	
2 应用	1 8.4 Device Functional Modes	
3 说明	1 9 Application and Implementation	
4 Revision History	2 9.1 Application Information	
5 Device Comparison Table	3 9.2 Typical Applications	
6 Pin Configuration and Functions	10 Power Supply Recommendations	
7 Specifications		
7.1 Absolute Maximum Ratings	6 11.1 Layout Guidelines	
7.2 ESD Ratings		
7.3 Recommended Operating Conditions		
7.4 Thermal Information	40 0 D i. i N - 4:f: 4: f D 4 - 4: -	
7.5 Electrical Characteristics		on Opdates33
7.6 Typical Characteristics		
7.7 TPS53319 Typical Characteristics		
7.8 TPS53318 Typical Characteristics		
8 Detailed Description	40 Markania Darkania and Ondenskia	33
8.1 Overview		22
8.2 Functional Block Diagram	16	
4 Revision History		
注:以前版本的页码可能与当前版本的页码不		
Changes from Revision E (November 2016	i) to Revision F (October 2020)	Page
• 更新了整个文档的表、图和交叉参考的编号	号格式。	1
Added ROVP pin description		4
·		
Changes from Revision D (February 2015)	to Revision E (November 2016)	Page
Changed Pin 19 From: ground To: V _{IN} 12 V	V in 图 9-1	24
Changes from Revision C (December 2014) to Revision D (February 2015)	Page
 Added recommendation for ROVP connect 	ction when ROVP function is not needed in Pin Function	<u>-</u>
Corrected typographical error. Changed "w	when the VDD voltage rises above 1 V" to "when the VI	ns table 4 DD voltage
Corrected typographical error. Changed "wrises above 2 V" in #8.3.1	vhen the VDD voltage rises above 1 V" to "when the VI	ns table 4 DD voltage17
Corrected typographical error. Changed "wrises above 2 V" in #8.3.1	when the VDD voltage rises above 1 V" to "when the VI	ns table 4 DD voltage17
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B 	when the VDD voltage rises above 1 V" to "when the VI	ns table 4 DD voltage1720 Page
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Reference of the property of	vhen the VDD voltage rises above 1 V" to "when the VI	ns table 4 DD voltage 17 20 Page 电源相关建
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B (May 201	when the VDD voltage rises above 1 V" to "when the VI evision C (OCTOBER 2014) c、特性说明部分、器件功能模式、应用和实施部分、 以及机械、封装和可订购信息部分	ns table 4 DD voltage
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B (May 2013) to	when the VDD voltage rises above 1 V" to "when the VI evision C (OCTOBER 2014)	ns table 4 DD voltage 17 20 Page 电源相关建 1
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B (May 2013) to	when the VDD voltage rises above 1 V" to "when the VI evision C (OCTOBER 2014) 反、特性说明部分、器件功能模式、应用和实施部分、 以及机械、封装和可订购信息部分	ns table 4 DD voltage
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B (May 2013) to	when the VDD voltage rises above 1 V" to "when the VI evision C (OCTOBER 2014) 是、特性说明部分、器件功能模式、应用和实施部分、 以及机械、封装和可订购信息部分	ns table 4 DD voltage
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B (May 2013) to	when the VDD voltage rises above 1 V" to "when the VI evision C (OCTOBER 2014) 这、特性说明部分、器件功能模式、应用和实施部分、 以及机械、封装和可订购信息部分。	ns table 4 DD voltage
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B (May 2013) to	when the VDD voltage rises above 1 V" to "when the VI evision C (OCTOBER 2014) 是、特性说明部分、器件功能模式、应用和实施部分、 以及机械、封装和可订购信息部分	ns table 4 DD voltage
 Corrected typographical error. Changed "wrises above 2 V" in #8.3.1. Added ROVP Pin Design Note in #8.3.9 Changes from Revision B (May 2013) to Revision B (May 2013) to	when the VDD voltage rises above 1 V" to "when the VI evision C (OCTOBER 2014)	ns table 4 DD voltage



5 Device Comparison Table

ORDER NUMBER(1)	OUTPUT CURRENT (A)
TPS53318DQP	8
TPS53319DQP	14

(1) For detailed ordering information see the *Package Option Addendum* section at the end of this data sheet.



6 Pin Configuration and Functions




图 6-1. 22 Pins DQP (LSON-CLIP) Package (Top View)

表 6-1. Pin Functions

PIN		(1)	DESCRIPTION					
NAME	NO.	I/O/P ⁽¹⁾		DESCRIPTION				
EN	2	1	Enable pin. Typical turnon thre	eshold voltage is 1.3 V. Typical turnoff threshold voltage is 1.0 V.				
GND		G	Ground and thermal pad of the device. Use proper number of vias to connect to ground plane.					
	6							
	7							
	8	В	Output of commented manner Co					
LL	9	В	Output of converted power. Co	onnect this pin to the output inductor.				
	10							
	11							
MODE	20	I		ft start and mode selection. Connect a resistor to select soft-start time using $\frac{1}{8}$ 8-3. The soft-start time is tected and stored into internal register during start-up.				
PGOOD	3	0		Provides 1-ms start-up delay after VFB falls in specified limits. When VFB s, PGOOD goes low after a 2-µs delay.				
ROVP	5	I	pulled down to GND with a 1.5	Redundant overvoltage protection (OVP) input. Use a resistor divider to connect this pin to V_{OUT} . Internally pulled down to GND with a 1.5-M Ω resistor. If redundant OVP is not needed, connect this pin to GND. Do not leave ROVP pin floating (see #8.3.9).				
RF	22	I		. Connect a resistor to GND or VREG to select switching frequency using 表 s detected and stored during the start-up.				
TRIP	21	ı	OCL detection threshold settir and set the OCL trip voltage a	ng pin. I _{TRIP} = 10 μA at room temperature. 3000 ppm/°C current is sourced s follows.				
			V _{OCL} = V _{TRIP} /32	$(V_{TRIP} \le 2.4 \text{ V}, V_{OCL} \le 75 \text{ mV})$				
VBST	4	Р		gate driver (boost terminal). Connect capacitor from this pin to LL node. via bootstrap MOSFET switch.				
VDD	19	Р	Controller power supply input.	VDD input voltage range is from 4.5 V to 25 V.				
VFB	1	I	Output feedback input. Conne	ct this pin to V _{OUT} through a resistor divider.				
	12							
	13							
VINI	14		Conversion power input. The conversion input voltage range is from 1.5 V to 22 V.					
VIN	15	P						
	16							
	17							
VREG	18	Р	5-V low dropout (LDO) output.	Supplies the internal analog circuitry and driver circuitry.				

表 6-1. Pin Functions (continued)

PIN		I/O/P ⁽¹⁾	DESCRIPTION			
NAME	NO.	1/0/1	DECORAL HOR			
Thermal Pad		G	Ground and thermal pad of the device. Use a proper number of vias to connect to ground plane.			

(1) I = Input, O = Output, B = Bidirectional, P = Supply, G = Ground



7 Specifications

7.1 Absolute Maximum Ratings

			VALUE	VALUE ⁽¹⁾	
			MIN	MAX	UNIT
	VIN (mair	n supply)	- 0.3	30	
	VDD		- 0.3	28	
Input voltage range	VBST		- 0.3	32	V
	VBST (wi	th respect to LL)	- 0.3	7	
	EN, MOD	E, TRIP, RF, ROVP, VFB	- 0.3	7	
	LL	DC	- 2	30	
Output valtage renge		Pulse < 20ns, E = 5 μJ	- 7	32	v
Output voltage range	PGOOD,	PGOOD, VREG		7	V
	GND		- 0.3	0.3	
Source/Sink current	VBST		50		mA
Operating free-air temperature	e, T _A		- 40	85	
Junction temperature range, T _J			- 40	150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		ase for 10 seconds		300	C
Storage temperature, T _{stg}			- 55	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN (main supply)	1.5	22	
	VDD	4.5	25	
Input voltage range	VBST	4.5	28	V
	VBST (with respect to LL)	4.5	6.5	
	EN, MODE, TRIP, RF, ROVP, VFB	- 0.1	6.5	
Output voltage range	LL	- 1	27	V
	PGOOD, VREG	- 0.1	6.5	V
Junction temperature range, T _J		- 40	125	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

7.4 Thermal Information

	<i>w</i>	TPS53318 TPS53319	
	THERMAL METRIC(1)	DQP	UNIT
		22 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	27.2	
R _θ JC(top)	Junction-to-case (top) thermal resistance	17.1	
R ₀ JB	Junction-to-board thermal resistance	5.9	°C/W
ψ JT	Junction-to-top characterization parameter	0.8	C/VV
ψ ЈВ	Junction-to-board characterization parameter	5.8	
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	1.2	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

Over recommended free-air temperature range, V_{VDD} = 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY C	URRENT			-			
V _{VIN}	VIN pin power conversion input voltage		1.5		22	V	
V _{VDD}	Supply input voltage		4.5		25.0	V	
I _{VIN(leak)}	VIN pin leakage current	V _{EN} = 0 V			1	μA	
I _{VDD}	VDD supply current	T _A = 25°C, No load, V _{EN} = 5 V, V _{VFB} = 0.630 V		420	590	μΑ	
I _{VDDSDN}	VDD shutdown current	T _A = 25°C, No load, V _{EN} = 0 V			110	μΑ	
INTERNAL	REFERENCE VOLTAGE						
V_{VFB}	VFB regulation voltage	CCM condition ⁽¹⁾		0.600		V	
		T _A = 25°C	0.597	0.600	0.603		
V_{VFB}	VFB regulation voltage	$0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant 85^{\circ}\text{C}$	0.5952	0.600	0.6048	V	
		- 40°C ≤ T _A ≤ 85°C	0.594	0.600	0.606		
I _{VFB}	VFB input current	V _{VFB} = 0.630 V, T _A = 25°C		0.01	0.20	μA	
LDO OUTP	PUT			-			
V _{VREG}	LDO output voltage	$0~\text{mA} \leqslant I_{\text{VREG}} \leqslant 30~\text{mA}$	4.77	5.00	5.36	V	
I _{VREG}	LDO output current ⁽¹⁾	Maximum current allowed from LDO			30	mA	
V_{DO}	Low drop out voltage	V _{VDD} = 4.5 V, I _{VREG} = 30 mA			250	mV	
BOOT STR	AP SWITCH						
V _{FBST}	Forward voltage	$V_{VREG-VBST}$, $I_F = 10$ mA, $T_A = 25$ °C		0.1	0.2	V	
I _{VBSTLK}	VBST leakage current	V _{VBST} = 23 V, V _{SW} = 17 V, T _A = 25°C		0.01	1.50	μA	
DUTY AND	FREQUENCY CONTROL						
t _{OFF(min)}	Minimum off-time	T _A = 25°C	150	260	400	ns	
t _{ON(min)}	Minimum on-time	V_{IN} = 17 V, V_{OUT} = 0.6 V, f_{SW} = 1 MHz, T_A = 25 °C ⁽¹⁾		35		ns	
SOFT-STA	RT TIMING	,			Į.		
		$R_{MODE} = 39 k \Omega$		0.7			
	Internal soft-start time from	R _{MODE} = 100 k Ω		1.4			
t _{SS}	V_{OUT} = 0 V to 95% of V_{OUT}	R _{MODE} = 200 k Ω		2.8		ms	
		R _{MODE} = 470 k Ω		5.6			



Over recommended free-air temperature range, V_{VDD} = 12 V (unless otherwise noted) **CONDITIONS** UNIT **PARAMETER** MIN **TYP** MAX **OUTPUT VOLTAGE DISCHARGE** Output voltage discharge current $V_{EN} = 0 \text{ V}, V_{SW} = 0.5 \text{ V}$ 5.0 6.6 9.0 mΑ IDSCHG **POWERGOOD** V_{THPG} PG threshold PG in from lower 92.5% 95.0% 98.5% PG in from higher 107.5% 110.0% 112.5% PG hysteresis 2.5% 5.0% 7.5% R_{PG} PG transistor on-resistance 15 30 60 Ω PG delay Delay for PG in 8.0 1.2 t_{PGDEL} ms LOGIC THRESHOLD AND SETTING CONDITIONS **EN Voltage** V_{EN} Enable 1.0 1.3 1.6 Disable 1.2 8.0 1.0 $V_{FN} = 5 V$ 1.0 I_{EN} **EN Input current** uА 300 $R_{RF} = 0 \Omega$ to GND, $T_A = 25^{\circ}C^{(2)}$ 200 250 R_{RF} = 187 k Ω to GND, T_A = 25°C⁽²⁾ 250 300 350 $R_{RF} = 619 \text{ k} \Omega$, to GND, $T_A = 25^{\circ}\text{C}^{(2)}$ 450 350 400 R_{RF} = Open, T_A = 25°C⁽²⁾ 450 500 550 kHz f_{SW} Switching frequency R_{RF} = 866 k Ω to VREG, T_A = 25°C(2) 600 660 540 R_{RF} = 309 k Ω to VREG, T_A = 25°C(2) 670 750 820 $R_{RF} = 124 \text{ k} \Omega$ to VREG, $T_A = 25^{\circ}\text{C}^{(2)}$ 770 850 930 $R_{RF} = 0 \Omega$ to VREG, $T_A = 25^{\circ}C^{(2)}$ 880 970 1070 PROTECTION: CURRENT SENSE TRIP source current $V_{TRIP} = 1 \text{ V}, T_A = 25^{\circ}\text{C}$ 10 μΑ I_{TRIP} **TC**_{ITRIP} TRIP current temperature coefficient On the basis of 25°C(2) 3000 ppm/°C TPS53318 0.4 1.5 Current limit threshold V_{TRIP} $V_{TRIP-GND}$ setting range TPS53319 2.4 V_{TRIP} = 1.2 V 37.5 V_{OCI} Current limit threshold mV $V_{TRIP} = 0.4$ 12.5 $V_{TRIP} = 1.2 V$ - 37.5 V_{OCLN} Negative current limit threshold mV $V_{TRIP} = 0.4 V$ - 12.5 R_{TRIP} = 66.5 k Ω , 0°C \leqslant T_{A} \leqslant 125°C 4.6 5.4 6.3 **I**OCP Valley current limit threshold Α $R_{TRIP} = 66.5 \text{ k} \Omega$, $-40^{\circ}\text{C} \leq T_{A} \leq$ 4.4 5.4 6.3 Positive 3 15 V_{AZCADJ} Auto zero cross adjustable range mV Negative - 15 - 3 PROTECTION: UVP and OVP OVP trip threshold **OVP** detect 115% 120% 125% V_{OVP} tovpdel OVP propagation delay VFB delay with 50-mV overdrive 1 μs Output UVP trip threshold 75% **UVP** detect 65% 70% V_{UVP} Output UVP propagation delay 8.0 1.2 1.0 ms t_{UVPDEL} Output UVP enable delay From enable to UVP workable 1.5 2.3 3.0 t_{UVPEN} ms **UVLO** 4.20 Wake up 4.00 4.33 VREG UVLO threshold ٧ V_{UVVREG} 0.25 Hysteresis

www.ti.com.cn

Over recommended free-air temperature range, V_{VDD} = 12 V (unless otherwise noted)


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
PROTECTION	ON: UVP and OVP			•		
V _{OVP}	OVP trip threshold	OVP detect	115%	120%	125%	
t _{OVPDEL}	OVP propagation delay	VFB delay with 50-mV overdrive		1		μs
V _{UVP}	Output UVP trip threshold	UVP detect	65%	70%	75%	
t _{UVPDEL}	Output UVP proprogation delay		0.8	1.0	1.2	ms
t _{UVPEN}	Output UVP enable delay	From enable to UVP workable	1.5	2.3	3.0	ms
UVLO			-		'	
V	VDFC LIVI O throubald	Wake up	4.00	4.20	4.33	\/
V _{UVVREG}	VREG UVLO threshold	Hysteresis	0.25			V
THERMAL	SHUTDOW N	,			'	
_	Thermal shutdown threshold	Shutdown temperature ⁽²⁾		145		°C
T _{SDN}	Thermal shuldown infeshold	Hysteresis ⁽²⁾		10		C


⁽¹⁾ Ensured by design. Not production tested.

Not production tested. Test condition is V_{IN} = 12 V, V_{OUT} = 1.2 V, I_{OUT} = 5 A using application circuit shown in $\boxed{8}$ 9-12.



7.6 Typical Characteristics









图 7-7. Switching Frequency vs. Output Current









图 7-9. Switching Frequency vs. Output Voltage

图 7-10. Output Voltage vs. Output Current








图 7-11. Output Voltage vs. Input Voltage

图 7-12. Efficiency vs Output Current











7.7 TPS53319 Typical Characteristics



7.8 TPS53318 Typical Characteristics




8 Detailed Description

8.1 Overview

The TPS53318 and TPS53319 devices are high-efficiency, single channel, synchronous buck converters suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 1.5 V to 22 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP mode uses the equivalent series resistance (ESR) of the output capacitor or capacitors to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

These devices have a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms as shown in $\frac{1}{8}$ 8-3.

8.2 Functional Block Diagram



A. The thresholds shown in #8.2 are typical values. Refer to #7.5 for threshold tolerance specifications.

8.3 Feature Description

8.3.1 5-V LDO and VREG Start-Up

Both the TPS53318 and TPS53319 devices provide an internal 5-V LDO function using input from VDD and output to VREG. When the VDD voltage rises above 2 V, the internal LDO is enabled and outputs voltage to the VREG pin. The VREG voltage provides the bias voltage for the internal analog circuitry and also provides the supply voltage for the gate drives.




图 8-1. Power-Up Sequence Voltage Waveforms

Note

The 5-V LDO is not controlled by the EN pin. The LDO starts-up any time VDD rises to approximately 2 V (see 图 8-1).

8.3.2 Adaptive On-Time D-CAP Control and Frequency Selection

Neither the TPS53318 nor the TPS53319 device have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feedforwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and proportional to the output voltage as shown in 方程式 1.

$$t_{ON} \propto \frac{V_{OUT}}{V_{IN}} \tag{1}$$

This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in $\frac{1}{8}$ 8-1. Maintaining open resistance sets the switching frequency to 500 kHz.



表 8-1.	Resistor	and	Switching	g Fred	uency

RES CO	SWITCHING FREQUENCY	
VALUE (kΩ)	CONNECT TO	(f _{SW}) (kHz)
0	GND	250
187	GND	300
619	GND	400
OPEN	n/a	500
866	VREG	600
309	VREG	750
124	VREG	850
0	VREG	970

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When both signals match, the PWM comparator asserts a set signal to terminate the off-time (turn off the low-side MOSFET and turn on high-side the MOSFET). The set signal is valid if the inductor current level is below the OCP threshold, otherwise the off-time is extended until the current level falls below the threshold.

The waveforms shown in 🖺 8-2 show on-time control without ramp compensation. The waveforms shown in 🖺 8-3 show on-time control without ramp compensation.




图 8-2. On-Time Control Without Ramp Compensation




图 8-3. On-Time Control With Ramp Compensation

8.3.3 Ramp Signal

The TPS53318 and TPS53319 devices add a ramp signal to the 0.6-V reference in order to improve jitter performance. As described in the previous section, the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with -7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.

During skip mode operation, under discontinuous conduction mode (DCM), the switching frequency is lower than the nominal frequency and the off-time is longer than the off-time in CCM. Because of the longer off-time, the ramp signal extends after crossing 0 mV. However, it is clamped at 3 mV to minimize the DC offset.

8.3.4 Adaptive Zero Crossing

The TPS53318 and TPS53319 devices have an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off

timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

8.3.5 Output Discharge Control

When the EN pin becomes low, the TPS53318 and TPS53319 devices discharge the output capacitor using the internal MOSFET connected between the SW pin and the PGND pin while the high-side and low-side MOSFETs are maintained in the OFF state. The typical discharge resistance is 75 $\,^{\Omega}$. The soft discharge occurs only as EN becomes low. The discharge circuit is powered by VDD. While VDD remains high, the discharge circuit remains active.

8.3.6 Power-Good

The TPS53318 and TPS53319 devices have power-good output that indicates high when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% and -5% of the target value, internal comparators detect power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or -10% of the target value, the power-good signal becomes low after two microsecond (2- μ s) internal delay. The power-good output is an open drain output and must be pulled up externally.

The power-good MOSFET is powered through the VDD pin. V_{VDD} must be >1 V in order to have a valid power-good logic. It is recommended to pull PGOOD up to VREG (or a voltage divided from VREG).

8.3.7 Current Sense, Overcurrent, and Short Circuit Protection

The TPS53318 and TPS53319 device offer cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, the TPS53319 device supports temperature compensated MOSFET $R_{DS(on)}$ sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor, R_{TRIP} . The TRIP terminal sources current (I_{TRIP}) which is 10 μ A typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in \mathcal{F} # \mathcal{F} 3.

$$V_{TRIP}(mV) = R_{TRIP}(k\Omega) \times I_{TRIP}(\mu A)$$
(2)

The inductor current is monitored by the LL pin. The GND pin is used as the positive current sensing node and the LL pin is used as the negative current sense node. The trip current, I_{TRIP} has a 3000ppm/°C temperature slope to compensate the temperature dependency of the $R_{DS(on)}$. For each device, I_{TRIP} is also adjusted based on the device-specific on-resistance measurement in production tests to eliminate the any OCP variation from device to device. Duty-cycle should not be over 45% in order to provide the most accurate OCP.

As the comparison is made during the *OFF* state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , can be calculated as shown in $\overline{\jmath}$ \overline{Z} 3.

$$I_{OCP} = \frac{V_{TRIP}}{\left(32 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{R_{TRIP}}{12.3 \times 10^3} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

$$\tag{3}$$

where

R_{TRIP} is in Ω

In an overcurrent or short-circuit condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms plus 0.7 ms soft-start period), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

$$t_{HIC(wait)} = (2^n + 257) \times 4 \mu s \tag{4}$$

where

n = 8, 9, 10, or 11 depending on soft-start time selection

$$t_{HIC(dly)} = 7 \times (2^n + 257) \times 4 \mu s \tag{5}$$

表 8-2. Hiccup Timing

SELECTED SOFT-START TIME (t _{SS})(ms)	HICCUP WAIT TIME (t _{HIC(wait)})(ms)	HICCUP DELAY TIME (t _{HIC(delay)})(ms)
0.7	2.052	14.364
1.4	3.076	21.532
2.8	5.124	35.868
5.6	9.220	64.540

For the TPS53318 device, the OCP threshold is internally clamped to 10.5 A. The recommended R_{TRIP} value for the TPS53318 device is less than 150 k Ω .

8.3.8 Overvoltage and Undervoltage Protection

The TPS53318 and TPS53319 devices monitor the resistor divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the device latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (refer to 表 8-2). This function is enabled 1.5-ms after the soft start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. Before the latch-off action for both the high-side and low-side drivers, the output voltage must be pulled down below the UVP threshold voltage for a period of 1 ms. After the 1 ms period, the drivers are latched off.

8.3.9 Redundant Overvoltage Protection (OVP)

The TPS53318 and TPS53319 devices have a redundant input for OVP protection. The ROVP pin senses the voltage divided from output voltage and sends it to the OVP comparator. If this voltage is higher than 120% of the target voltage, the overvoltage protection engages and the low-side FET is turned on. When the output voltage is lower than the UVP threshold then the device latches off.

This redundant OVP function typically protects against a situation where the feedback loop is open or where a VFB pin short to GND exists. The ROVP pin has an internal 1.5-M Ω pulldown resistor.

Note

For an application that does not require a redundant OVP feature, tie the ROVP pin to GND. Do not leave ROVP pin floating.

8.3.10 UVLO Protection

The TPS53318 and TPS53319 devices use VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than 3.95 V, the device shuts off. When the VREG voltage is higher than 4.2 V, the device restarts. This is a non-latch protection.

8.3.11 Thermal Shutdown

The TPS53318 and TPS53319 devices monitor the internal die temperature. If the temperature exceeds the threshold value (typically 145°C), the device shuts down. When the temperature falls about 10°C below the threshold value, the device will turn back on. This is a non-latch protection.

8.3.12 Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP mode can be simplified as shown in 🗵 8-4.




图 8-4. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}}$$
(6)

For loop stability, the 0-dB frequency, f_0 , defined below needs to be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$
(7)

8.3.13 External Component Selection Using All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in 方程式 7 cannot be satisfied. The ripple injection approach as shown in 图 9-1 is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using steps 1 through step 6 in # 9.2.1.2, the ripple injection components must be selected. The C2 value can be fixed at 1 nF. The value of C1 can be selected between 10 nF to 200 nF.



$$\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2}$$
 (8)

where

N is the coefficient to account for L and C_{OUT} variation

N is also used to provide enough margin for stability. It is recommended that N = 2 for $V_{OUT} \le 1.8$ V and N = 4 for $V_{OUT} \ge 3.3$ V or when L ≤ 250 nH. The higher V_{OUT} needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22- μ F ceramic capacitor may have only 8 μ F of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using 方程式 9 and 方程式 10 when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$V_{INJ_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}}$$
(9)

$$V_{INJ_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(10)

It is recommended that V_{INJ_SW} to be less than 50 mV. If the calculated V_{INJ_SW} is higher than 50 mV, then other parameters need to be adjusted to reduce it. For example, C_{OUT} can be increased to satisfy $8 with a higher R7 value, thereby reducing <math>V_{INJ_SW}$.

The DC voltage at the VFB pin can be calculated by 方程式 11:

$$V_{VFB} = 0.6 + \frac{V_{INJ_SW} + V_{INJ_OUT}}{2}$$

$$(11)$$

And the resistor divider value can be determined by 方程式 12:

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2 \tag{12}$$

8.4 Device Functional Modes

8.4.1 Enable, Soft Start, and Mode Selection

When the EN pin voltage rises above the enable threshold voltage (typically 1.3 V), the controller enters its start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller calibrates the switching frequency setting resistance attached to the RF pin during the first 250 $\,\mu$ s. It then stores the switching frequency code in the internal registers. During this period, the MODE pin also senses the resistance attached to this pin and determines the soft-start time. Switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

Note

Enable voltage should not higher then VREG for 0.8 V.

表 8-3. So	ft-Start and	MODE	Settings
-----------	--------------	------	----------

MODE SELECTION	ACTION	SOFT-START TIME (t _{SS}) (ms)	R _{MODE} (kΩ)
		0.7	39
Auto Ckin	Pull down to GND	1.4	100
Auto Skip	Pull down to GND	2.8	200
		5.6	475
Forced CCM ⁽¹⁾		0.7	39
	Connect to PGOOD	1.4	100
	Connect to PGOOD	2.8	200
		5.6	475

Device enters FCCM after the PGOOD pin goes high when MODE is connected to PGOOD through the resistor R_{MODE}.

After the soft-start period begins, the MODE pin becomes the input of an internal comparator which determines auto skip or FCCM mode operation. If MODE voltage is higher than 1.3 V, the converter enters into FCCM mode. Otherwise it operates in auto skip mode at light-load condition. Typically, when FCCM mode is selected, the MODE pin connects to the PGOOD pin through the R_{MODE} resistor, so that before PGOOD goes high, the converter remains in auto skip mode.

8.4.2 Auto-Skip Eco-mode Light Load Operation

While R_{MODE} pulls the MODE pin low, the controller automatically reduces the switching frequency at light-load conditions to maintain high efficiency. More specifically, as the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation $I_{OUT(LL)}$ (that is, the threshold between continuous and discontinuous conduction mode) can be calculated as shown in \mathcal{F} \mathcal{F} 13.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(13)

where

f_{SW} is the PWM switching frequency

Switching frequency versus output current in the light-load condition is a function of L, V_{IN} and V_{OUT} , but it decreases almost proportionally to the output current from the $I_{OUT(LL)}$ given in 方程式 13. For example, it is 60 kHz at $I_{OUT(LL)}$ /5 if the frequency setting is 300 kHz.

8.4.3 Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) in light load condition. In this mode, switching frequency is kept almost constant over the entire load range which is suitable for applications need tight control of the switching frequency at a cost of lower efficiency.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS53318 and TPS53319 devices are high-efficiency, single channel, synchronous buck converters suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 1.5 V to 22 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP mode uses the equivalent series resistance (ESR) of the output capacitor or capacitors to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network allowing for a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

9.2 Typical Applications

9.2.1 Application Using Bulk Output Capacitors, Redundant Overvoltage Protection Function (OVP) Disabled




图 9-1. Typical Application Circuit, Redundant Overvoltage Protection Disabled

9.2.1.1 Design Requirements

This design uses the parameters listed in $\frac{1}{8}$ 9-1.

表 9-1. Design Specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT C	HARACTERISTICS						
V _{IN}	Voltage range		5	12	18	V	
	Maximum input current	V _{IN} = 5 V, I _{OUT} = 8 A		2.5		А	
I _{MAX}	No load input current	V _{IN} = 12 V, I _{OUT} = 0 A with auto-skip mode		mA			
OUTPUT	CHARACTERISTICS					•	
	Output voltage			1.2			
V _{OUT}	OUT	Line regulation, 5 V \leq V _{IN} \leq 14 V with FCCM	0.2%			V	
	Output voltage regulation	Load regulation, V_{IN} = 12 V, 0 A \leq I _{OUT} \leq 8 A with FCCM					
V _{RIPPLE}	Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 8 A with FCCM		10		mV _{PP}	
I _{LOAD}	Output load current		0 8		A		
I _{OVER}	Output overcurrent		11				
t _{SS}	Soft-start time			1		ms	
SYSTEM	S CHARACTERISTICS						
f _{SW}	Switching frequency			500	1000	kHz	
	Peak efficiency	V _{IN} = 12 V, V _{OUT} = 1.2 V, I _{OUT} = 4 A		91%			
η	Full load efficiency	V _{IN} = 12 V, V _{OUT} = 1.2 V, I _{OUT} = 8 A		91.5%			
T _A	Operating temperature			25		°C	

9.2.1.2 Detailed Design Procedure

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

9.2.1.2.1 Step One: Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using 表 8-3.

9.2.1.2.2 Step Two: Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using 表 8-1.

9.2.1.2.3 Step Three: Choose the Inductor

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by 方程式 14.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$

$$(14)$$

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in 方程式 15.

$$I_{IND(peak)} = \frac{V_{TRIP}}{32 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(15)

9.2.1.2.4 Step Four: Choose the Output Capacitor or Capacitors

When organic semiconductor capacitor or capacitors or specialty polymer capacitor or capacitors are used, loop stability, capacitance, and ESR should satisfy 方程式 7. For jitter performance, 方程式 16 is a good starting point to determine ESR.

$$ESR = \frac{V_{OUT} \times 10 \,\text{mV} \times (1 - D)}{0.6 \,\text{V} \times I_{IND(ripple)}} = \frac{10 \,\text{mV} \times L \times f_{SW}}{0.6 \,\text{V}} = \frac{L \times f_{SW}}{60} \left(\Omega\right) \tag{16}$$

where

- · D is the duty factor
- The required output ripple slope is approximately 10 mV per t_{SW} (switching period) in terms of VFB terminal voltage

9.2.1.2.5 Step Five: Determine the Value of R1 and R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in 图 8-4. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. Recommended R2 value is from 10 k Ω to 20 k Ω . Determine R1 using 方程式 17.

$$R1 = \frac{V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2} - 0.6}{0.6} \times R2$$
(17)

9.2.1.2.6 Step Six: Choose the Overcurrent Setting Resistor


The overcurrent setting resistor, R_{TRIP}, can be determined by 方程式 18.

$$R_{TRIP} = \left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}}\right) \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}\right) \times 12.3$$
(18)


where

R_{TRIP} is in k Ω

9.2.1.3 Application Curves







9.2.2 Application Using Ceramic Output Capacitors, Redundant Overvoltage Protection Function (OVP) Enabled




图 9-12. Typical Application Circuit, Redundent OVP Enabled

9.2.2.1 Design Requirements

This design uses the parameters listed in 表 9-1.

9.2.2.2 Detailed Design Procedure

The detailed design procedure for this design example is similar to the procedure for the previous design example. The differences are discussed in the following two sections.

9.2.2.2.1 External Component Selection Using All Ceramic Output Capacitors


Refer to #8.3.13 for guidelines for this design with all ceramic output capacitors.

9.2.2.2.2 Redundant Overvoltage Protection

The redundant overvoltage level is programmed according to the output voltage setting, it is controlled by resistors R11 and R12 as shown in § 9-12. Connect resistor R11 between the ROVP pin and the output, and connect resistor R12 between the ROVP pin and GND. This design recommends that the value of resistor R11 match the value of resistor R1 (or slightly higher), and that the value of resistor R2 match the value of resistor R12.



9.2.2.3 Application Curves



10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 1.5 V and 22 V (4.5 V to 25 V biased). This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in #11.

11 Layout

11.1 Layout Guidelines

- The power components (including input/output capacitors, inductor, and TPS53318 or TPS53319 device) should be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE, and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer or layers as ground plane or planes and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Because the TPS53319 device controls output voltage referring to voltage across the VOUT capacitor, the
 top-side resistor of the voltage divider should be connected to the positive node of the VOUT capacitor. The
 GND of the bottom side resistor should be connected to the GND pad of the device. The trace from these
 resistors to the VFB pin should be short and thin.
- Place the frequency setting resistor (R_F), OCP setting resistor (R_{TRIP}), and mode setting resistor (R_{MODE}) as close to the device as possible. Use the common GND via to connect them to GND plane if applicable.
- Place the VDD and VREG decoupling capacitors as close to the device as possible. Ensure to provide GND vias for each decoupling capacitor and make the loop as small as possible.
- · For better noise filtering on VDD, a dedicated and localized decoupling support is strongly recommended.
- The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.
- Connect the ripple injection V_{OUT} signal (V_{OUT} side of the C1 capacitor in

 ¶ 9-12) from the terminal of ceramic output capacitor. The AC coupling capacitor (C2 in

 ¶ 9-12) should be placed near the device, and R7 and C1 can be placed near the power stage.
- Use separated vias or trace to connect LL node to snubber, boot strap capacitor, and ripple injection resistor. Do not combine these connections.



11.2 Layout Example




图 11-1. Layout Recommendation



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

- Reference Design: 7-V to 12-V Input, 1.2-V Output, 8-A Step-Down Converter for Powering Rails in Altera Arria V FPGA. PMP8824
- Evaluation Module: Synchronous Switcher with Integrated MOSFETs, TPS53319EVM-136
- TPS53318 TINA-TI Transient Spice Model, SLUM381

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

Eco-mode[™], D-CAP[™], NexFET[™], and PowerPAD[™] are trademarks of TI. TI E2E[™] are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 19-Jun-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS53318DQPR	ACTIVE	LSON-CLIP	DQP	22	2500	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	53318DQP	Samples
TPS53318DQPT	ACTIVE	LSON-CLIP	DQP	22	250	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	53318DQP	Samples
TPS53319DQPR	ACTIVE	LSON-CLIP	DQP	22	2500	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	53319DQP	Samples
TPS53319DQPT	ACTIVE	LSON-CLIP	DQP	22	250	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	53319DQP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 19-Jun-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com 2-Jul-2023

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53318DQPR	LSON- CLIP	DQP	22	2500	330.0	15.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53318DQPR	LSON- CLIP	DQP	22	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53318DQPT	LSON- CLIP	DQP	22	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53318DQPT	LSON- CLIP	DQP	22	250	330.0	15.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53319DQPR	LSON- CLIP	DQP	22	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53319DQPT	LSON- CLIP	DQP	22	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1

www.ti.com 2-Jul-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53318DQPR	LSON-CLIP	DQP	22	2500	336.6	336.6	41.3
TPS53318DQPR	LSON-CLIP	DQP	22	2500	346.0	346.0	33.0
TPS53318DQPT	LSON-CLIP	DQP	22	250	210.0	185.0	35.0
TPS53318DQPT	LSON-CLIP	DQP	22	250	336.6	336.6	41.3
TPS53319DQPR	LSON-CLIP	DQP	22	2500	346.0	346.0	33.0
TPS53319DQPT	LSON-CLIP	DQP	22	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.



DQP (R-PSON-N22)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211024-3/H 08/15

NOTE: All linear dimensions are in millimeters



DQP (R-PSON-N22)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)