

Technical documentation



Support & training



SN54HCT244, SN74HCT244 SCLS175G – MARCH 2003 – REVISED DECEMBER 2022

# SNx4HCT244 Octal Buffers and Line Drivers With 3-State Outputs

## 1 Features

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current Outputs Drive up to 15 LSTTL Loads
- Low Power Consumption: 80-µA Maximum I<sub>CC</sub>
- Typical t<sub>pd</sub> = 13 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Maximum
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines and Buffer Memory Address Registers

## 2 Applications

- Servers
- LED Displays
- Network Switches
- Telecom Infrastructure
- Motor Drivers
- I/O Expanders


## **3 Description**


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clockdrivers, and bus-oriented receivers and transmitters. The SNx4HCT244 devices are organized as two 4-bit buffers or drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)								
	DB (SSOP, 20)	7.20 mm × 5.30 mm								
SN74HCT244	DW (SOIC, 20)	12.80 mm × 7.50 mm								
	N (PDIP, 20)	24.33 mm × 6.35 mm								
	NS (SO, 20)	12.60 mm × 5.30 mm								
	PW (TSSOP, 20)	6.50 mm × 4.40 mm								
	DGS (VSSOP, 20)	5.10 mm × 3.00 mm								
SN54HCT244	J (CDIP, 20)	24.20 mm × 6.92 mm								
310341101244	FK (LCCC, 20)	8.89 mm × 8.89 mm								

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Copyright © 2016, Texas Instruments Incorporated

Logic Diagram (Positive Logic)

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Page

# **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Revision History
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings
6.3 Recommended Operating Conditions4
6.4 Thermal Information5
6.5 Electrical Characteristics5
6.6 Switching Characteristics: $C_{L} = 50 \text{ pF}$ 6
6.7 Switching Characteristics: $C_L = 150 \text{ pF}$ 6
6.8 Operating Characteristics
6.9 Typical Characteristics7
7 Parameter Measurement Information
8 Detailed Description
8.1 Overview
8.2 Functional Block Diagram9

8.3 Feature Description	9
8.4 Device Functional Modes	9
9 Application and Implementation	. 10
9.1 Application Information	
9.2 Typical Application	. 10
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Related Links	
12.3 Receiving Notification of Documentation Updates.	.12
12.4 Support Resources	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	12

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	hanges from Revision F (May 2022) to Revision G (December 2022)	Page
•	Added DGS (SOT) package information	1
	Added DGS (SOT) package information	
	Added DGS (SOT) package thermal information	

### Changes from Revision E (August 2016) to Revision F (May 2022)

С	hanges from Revision D (August 2013) to Revision E (August 2016) P	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	
•	Documentation Support section, and Mechanical, Packaging, and Orderable Information section Deleted Ordering Information table; see POA at the end of the data sheet	
•	Changed <i>Thermal Information</i> table Added ESD warning	5



# **5** Pin Configuration and Functions



J, W, DB, DW, N, NS, PW or DGS Packages 20-Pin CDIP, CFP, SSOP, SOIC, PDIP, SO, TSSOP or VSSOP Top View

FK Package 20-Pin LCCC Top View

	Pin Functions								
	PIN	I/O <sup>(1)</sup>	DESCRIPTION						
NO.	NAME		DESCRIPTION						
1	1 OE	I	Output enable						
2	1A1	I	Input						
3	2Y4	0	Output						
4	1A2	I	Input						
5	2Y3	0	Output						
6	1A3	I	Input						
7	2Y2	0	Output						
8	1A4	I	Input						
9	2Y1	0	Output						
10	GND	_	Ground						
11	2A1	I	Input						
12	1Y4	0	Output						
13	2A2	I	Input						
14	1Y3	0	Output						
15	2A3	I	Input						
16	1Y2	0	Output						
17	2A4	I	Input						
18	1Y1	0	Output						
19	2 OE	I	Output enable						
20	V <sub>CC</sub>	_	Power pin						

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{O}$ < 0 or $V_{O}$ > $V_{CC}$		±20	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous channel current through $V_{CC} \mbox{ or } GND$			±70	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT				
SN74HCT244 in DB, DW, N, NS, or PW package								
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		V				
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v				
SN54HC	SN54HCT244 in J, W, or FK package							
V <sub>(ESD)</sub>	( <sub>ESD)</sub> Electrostatic discharge Human-body model (HBM)		±1500	V				

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0.8	V
VI	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	V
Δt/Δv	Input transition rise and fall time				500	ns
т	Operating free-air temperature	SN54HCT244	-55		125	°C
IA	Operating nee-air temperature	SN74HCT244	-40		85	C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the *Implications of Slow or Floating CMOS Inputs* application report.



## 6.4 Thermal Information

				SN74H	CT244			
		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	DGS (VSSOP)	
THERMAL		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	122.7	84.6	113.4	131.8	130.6	°C/W
R <sub>θJC (top)</sub>	Junction-to-case (top) thermal resistance	76	81.6	72.5	78.6	72.2	68.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	77.6	77.5	65.3	78.4	82.8	85.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	51.5	46.1	55.3	47.1	21.5	10.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	85.0	°C/W
R <sub>θJC (bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	NS	Vcc	MIN	TYP	MAX	UNIT	
			T <sub>A</sub> = 25°C		4.4	4.499			
		I <sub>OH</sub> = -20 μA	SN54HCT244		4.4			.,	
			SN74HCT244	4.5 V	4.4				
V <sub>OH</sub>	$V_{I} = V_{IH} \text{ or } V_{IL}$		T <sub>A</sub> = 25°C	4.5 V	3.98	4.3		V	
		I <sub>OH</sub> = –6 mA	SN54HCT244		3.7				
			SN74HCT244		3.84				
			T <sub>A</sub> = 25°C			0.001	0.1		
		I <sub>OL</sub> = 20 μA	SN54HCT244				0.1		
N/	$V_{I} = V_{IH}$ or $V_{IL}$		SN74HCT244	4.5 V			0.1	26 .4	
V <sub>OL</sub>			T <sub>A</sub> = 25°C	4.5 V		0.17	0.26		
		I <sub>OL</sub> = 6 mA	SN54HCT244				0.4		
			SN74HCT244				0.33		
		T <sub>A</sub> = 25°C				±0.1	±100	nA	
I <sub>I</sub>	$V_{I} = V_{CC} \text{ or } 0$	SN54HCT244		5.5 V			±1000		
		SN74HCT244					±1000		
	$V_{O} = V_{CC} \text{ or } 0,$	T <sub>A</sub> = 25°C				±0.01	±0.5		
I <sub>OZ</sub>	$V_{I} = V_{IH} \text{ or } V_{IL}$			5.5 V			±10	μA	
		SN74HCT244					±5		
		T <sub>A</sub> = 25°C					8		
I <sub>CC</sub>	$V_1 = V_{CC} \text{ or } 0,$ $I_0 = 0$	SN54HCT244		5.5 V			160	μA	
	.0 0	SN74HCT244					80		
	One input at 0.5 V	T <sub>A</sub> = 25°C				1.4	2.4		
$\Delta I_{CC}$ <sup>(1)</sup>	or 2.4 V, Other inputs at 0 or	SN54HCT244		5.5 V			3	mA	
	V <sub>CC</sub>	SN74HCT244					2.9		



over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	T <sub>A</sub> = 25°C			3	10	
Ci	SN54HCT244	4.5 V to 5.5 V			10	pF
	SN74HCT244				10	

(1) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# 6.6 Switching Characteristics: $C_L$ = 50 pF

over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$v_{cc}$	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT	
				T <sub>A</sub> = 25°C		15	28		
			4.5 V	SN54HCT244			42		
	А	Y		SN74HCT244			35	20	
pd	A	ř		T <sub>A</sub> = 25°C		13	25	ns	
			5.5 V	SN54HCT244			38		
				SN74HCT244			32		
				T <sub>A</sub> = 25°C		21	35		
			4.5 V	SN54HCT244			53		
	ŌĒ	V		SN74HCT244			44		
en	UE	Y	5.5 V	T <sub>A</sub> = 25°C		19	32	ns	
				SN54HCT244			48		
				SN74HCT244			40		
				T <sub>A</sub> = 25°C		19	35		
			4.5 V	SN54HCT244			53	ns	
	ŌĒ	Y		SN74HCT244			44		
dis	UE	ř		T <sub>A</sub> = 25°C		18	32		
			5.5 V	SN54HCT244			48		
				SN74HCT244			40		
				T <sub>A</sub> = 25°C		8	12		
			4.5 V	SN54HCT244			18		
		Y		SN74HCT244			15	20	
ł		Ŷ		T <sub>A</sub> = 25°C		7	11	ns	
			5.5 V	SN54HCT244			16		
				SN74HCT244			14		

## 6.7 Switching Characteristics: C<sub>L</sub> = 150 pF

over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
				T <sub>A</sub> = 25°C		21	45	
			4.5 V	SN54HCT244			68	
		×		SN74HCT244			56	
<sup>t</sup> pd	A	ř		T <sub>A</sub> = 25°C		18	40	ns
			5.5 V	SN54HCT244			61	
				SN74HCT244			51	



over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
				T <sub>A</sub> = 25°C		25	52	
t <sub>en</sub> DE			4.5 V	SN54HCT244			79	
	Y		SN74HCT244			65	20	
	ř		T <sub>A</sub> = 25°C		22	47	ns	
			5.5 V	SN54HCT244			71	
				SN74HCT244			59	
				T <sub>A</sub> = 25°C		17	42	
			4.5 V	SN54HCT244			63	
•		Y		SN74HCT244			53	
t <sub>t</sub>				T <sub>A</sub> = 25°C		14	38	ns
			5.5 V	SN54HCT244			57	7
				SN74HCT244			48	1

## 6.8 Operating Characteristics

T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per buffer or driver	No load	40	pF

## **6.9 Typical Characteristics**





Figure 6-1. Enable Time vs V<sub>CC</sub>





- characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. tPLH and tPHL are the same as tpd.

### Figure 7-1. Load Circuit and Voltage Waveforms




## 8 Detailed Description

### 8.1 Overview

The SNx4HCT244 device is organized as two 4-bit buffers and line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  must be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 8-1. Logic Diagram (Positive Logic)

### 8.3 Feature Description

The SN74HCT244 device can drive up to 15 LSTTL loads. This device has low power consumption of 80- $\mu$ A I<sub>CC</sub>. The SN74HCT244 also has 3 state outputs that allow the outputs to go to high impedance, low or high.

### 8.4 Device Functional Modes

Table 8-1 lists the functions of the SNx4HC244.

lable	9 8-1. F	unction lable
INP	UTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Х	Z



## 9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74HC244 is a high-drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern.

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 9-1. Application Schematic

### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive currents in excess of maximum limits. The high drive creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in *Recommended Operating Conditions*.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in *Recommended Operating Conditions*.
- 2. Recommend output conditions:
  - Load currents must not exceed the I<sub>O</sub> maximum per output and must not exceed the continuous current through V<sub>CC</sub> or GND total current for the part. These limits are located in *Absolute Maximum Ratings*.
  - Outputs must not be pulled above V<sub>CC</sub>.



### 9.2.3 Application Curve




Figure 9-2. Propagation Delay vs V<sub>CC</sub>

## **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V<sub>CC</sub> terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor. If there are multiple V<sub>CC</sub> terminals, then TI recommends 0.01- $\mu$ F or 0.022- $\mu$ F capacitors for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

## 11 Layout

### **11.1 Layout Guidelines**

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input and gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 11-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

## 11.2 Layout Example



Figure 11-1. Layout Diagram



## 12 Device and Documentation Support

### **12.1 Documentation Support**

### 12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

	Table 12-1. Related Links												
PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY								
SN54HCT244	Click here	Click here	Click here	Click here	Click here								
SN74HCT244	Click here	Click here	Click here	Click here	Click here								

# Table 12-1. Related Links

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 12.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8513001VRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8513001VR A SNV54HCT244J	Samples
5962-8513001VSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8513001VS A SNV54HCT244W	Samples
85130012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85130012A SNJ54HCT 244FK	Samples
8513001RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8513001RA SNJ54HCT244J	Samples
JM38510/65755B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65755B2A	Samples
JM38510/65755BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65755BRA	Samples
M38510/65755B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65755B2A	Samples
M38510/65755BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65755BRA	Samples
SN54HCT244J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HCT244J	Samples
SN74HCT244DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244DGSR	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HT244	Samples
SN74HCT244DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT244N	Samples
SN74HCT244NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT244N	Samples
SN74HCT244NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT244PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SNJ54HCT244FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85130012A SNJ54HCT 244FK	Samples
SNJ54HCT244J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8513001RA SNJ54HCT244J	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HCT244, SN54HCT244-SP, SN74HCT244 :

- Catalog : SN74HCT244, SN54HCT244
- Automotive : SN74HCT244-Q1, SN74HCT244-Q1
- Enhanced Product : SN74HCT244-EP, SN74HCT244-EP
- Military : SN54HCT244
- Space : SN54HCT244-SP

#### NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

www.ti.com

Texas


**NSTRUMENTS** 

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												t.
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT244DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74HCT244DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HCT244NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT244NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HCT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HCT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HCT244PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HCT244PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

Pack Materials-Page 1



www.ti.com

# PACKAGE MATERIALS INFORMATION

12-May-2023



*All dimensions are nominal		· · · · · · · · · · · · · · · · · · ·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT244DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HCT244DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HCT244DGSR	VSSOP	DGS	20	5000	356.0	356.0	35.0
SN74HCT244DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HCT244NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HCT244NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HCT244PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HCT244PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74HCT244PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HCT244PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HCT244PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0


Pack Materials-Page 2

## TEXAS INSTRUMENTS

www.ti.com

12-May-2023

## TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-8513001VSA	W	CFP	20	1	506.98	26.16	6220	NA
85130012A	FK	LCCC	20	1	506.98	12.06	2030	NA
JM38510/65755B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
M38510/65755B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74HCT244N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HCT244NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HCT244FK	FK	LCCC	20	1	506.98	12.06	2030	NA

Pack Materials-Page 3


# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.

# DB0020A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 7,40 5,00 $\bigcirc$ Gage Plane € 0,25 7 1 1,05 0,55 0°-10° 0,15 0,05 Seating Plane - 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)


**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# FK 20

## 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

# LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4229370\/A\

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

# SOIC - 2.65 mm max height

SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.

# DW0020A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DW0020A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20




# **PW0020A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

# PW0020A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)